

Computer Organization




Lab12 Practice on Uart port with CPU



2 Topics


- > CPU
 - What is a CPU (General purpose processor)
 - How to make CPU work on a new program
 - Communicate with UART port to get coe file
 - Rewrite PrgramRAM and DataRAM
 - Let's Do it
 - > 2 tools
 - Modification on CPU code

Update The Data In Instruction And Data Memory



"GenUBit_Minisys3.0", "UartAssist" and "UARTCoe_v3.0" could be found in the "Uart tools" of bb site: https://bb.sustech.edu.cn/webapps/blackboard/content/listContentEditable.jsp?content_id=_288483_1&course_id=_3609_1

Uart Interface on Minisys Board



For Minisys board(old version, the type of USB_Jtag interface is typeB), port 18 is the USB to UART interface.

For Minisys board(new vesrion, the type of USB_Jtag interface is typeC), USB_Jtag and USB to UART interface share the same port: port 21.


- 1. Two working modes on the CPU
 - > Normal mode vs Uart Communication mode
- 2. A new module which works as Uart interface
- 3. A new clock for uart communication
- 4. Changes
 - > 3-1) **CPU top:**

New module, new ports, new internal connection and new logic

> 3-2) Changes on **Data-meomroy**


Working mode: Normal mode vs Uart Communication mode

- > 3-3) Changes on **IFetch**
 - > Change IP core "prgrom" from ROM to RAM
 - > Working mode: Normal mode vs Uart Communication mode
 - > Separate "prgrom" from IFetch (optional)



6 Add an IP core Which Processes Uart Data

- Add the IP core to IP catalog of vivado
- Add the IP core(uart_bmpg_0) from IP catalog into vivado project, then instance it
- NOTICE: Don't change the settings of this IP core
- The Communication between this IP core and Uart port:
 - Receive data from Uart port and forward to data-memory and instruction-memory
 - > **Send** data back to uart port to info that all the data has been received.





Get the IP core from:

 $https://bb.sustech.edu.cn/webapps/blackboard/content/listContentEditable.jsp?content_id=_288483_1\&course_id=_3609_1$

7 Add a New Clock For The New IP core

- Reset the "cpuclk" IP core to make a new clock
 - Add a new clk_out (clk_out2) whose frequence is 10 Mhz for the IP core which is used for Uart communication(page 6)






8 Changes on CPU Top Module

```
module CPU_TOP(
    input fpga_rst, //Active High
    input fpga_clk,
    input[23:0] switch2N4,
    output[23:0] led2N4,

// UART Programmer Pinouts
// start Uart communicate at high level
    input start_pg, // Active High
    input rx, // receive data by UART
    output tx // send data by UART
);
```

set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN **Y19**} [get_ports **rx**] set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN **V18**} [get_ports **tx**]



Here the usage of "fpga_rst" and "start_pg" are only one type of implements, not the request.

The Y19 and V18 are the UART pins of the FPGA chip(Artix7 fgg484) on Minisys Board.

9 Changes on CPU Top Module continued

```
module CPU_TOP(
    input fpga_rst, //Active High
    input fpga_clk,
    input[23:0] switch2N4,
    output[23:0] led2N4,

// UART Programmer Pinouts
// start Uart communicate at high level
    input start_pg, // Active High
    input rx, // receive data by UART
    output tx // send data by UART
);
```

```
// UART Programmer Pinouts
wire upg_clk, upg_clk_o;
wire upg_wen_o; //Uart write out enable
wire upg_done_o; //Uart rx data have done

//data to which memory unit of program_rom/dmemory32
wire [14:0] upg_adr_o;

//data to program_rom or dmemory32
wire [31:0] upg_dat_o;
```

Q1. How many types of working mode on the CPU which support uart communication to download the program and the data? How to identify different types of working mode?

Q2. What's the relationship between the working mode and the "fpga rst" and "start pg"?

Here the usage of "fpga_rst" and "start_pg" are only one type of implements, not the request.

10 Changes on Demeory32


```
module dmemory32 (
    input
              ram clk i,
                                // from CPU top
                                // from Controller
    input
              ram wen i,
                                // from alu result of ALU
    input [13:0]
                  ram adr i,
                               // from read data 2 of Decoder
                 ram dat i,
    input [31:0]
                               // the data read from data-ram
    output [31:0] ram dat o,
    // UART Programmer Pinouts
    input
                   upg rst i,
                                // UPG reset (Active High)
                   upg clk i, // UPG ram clk i (10MHz)
    input
                               // UPG write enable
    input
                   upg wen i,
                   upg_adr_i, // UPG write address
    input [13:0]
                   upg dat i, // UPG write data
    input [31:0]
                               // 1 if programming is finished
    input
                   upg done i
);
```

Q. While "**kickOff**" is 1'b1, what's the working mode of the CPU? How about while "**kickOff**" 1'b0?

```
wire ram clk = !ram clk i;
/* CPU work on normal mode when kickOff is 1.
CPU work on Uart communicate mode when kickOff is 0.*/
wire kickOff = upg rst i | (~upg rst i & upg done i);
ram ram (
     .clka (kickOff?
                       ram clk
                                  : upg clk i),
     .wea (kickOff?
                                 : upg wen i),
                       ram wen i
                                 : upg adr i),
     .addra (kickOff ?
                       ram adr i
     .dina (kickOff ?
                       ram dat i : upg dat i),
     .douta (ram dat o)
```

Changes on Demeory32 continued


- upg_wen_i (uart write enable on Dmemory32) :
 - > determined by: upg wen o(from uart bmpg 0) & upg adr o[14] (from uart bmpg 0)
- upg_adr_i[13:0] (uart write address on Dmemory32):
 - connect with: upg adr o[13:0] (from uart bmpg 0)




cs214 wangw6@sustech.edu.cn

12 Changes on IFetch

- Separae IP core("programrom_0") which stores the Instruction from IFeth(optional)
- Change prgrom from ROM to RAM(writabel while work on Uart communication mode, read only while work on normal mode)
- pupg_wen_i (uart write enable on "programrom") , determined by: upg_wen_o(from uart_bmpg_0) & (!upg_adr_o[14]) (from uart_bmpg_0)
- pupg_adr_i[13:0] (uart write address on "programrom"), connect with upg_adr_o[13:0] (from uart_bmpg_0)




Changes on IFetch continued




```
module programrom (
    // Program ROM Pinouts
                  rom clk i,
    input
                               // ROM clock
    input[13:0] rom adr i,
                             // From IFetch
    output [31:0] Instruction o, // To IFetch
    // UART Programmer Pinouts
                  upg rst i, // UPG reset (Active High)
    input
                  upg clk i, // UPG clock (10MHz)
    input
                              // UPG write enable
                  upg wen i,
    input
    input[13:0]
                  upg adr i,
                              // UPG write address
                  upg dat i,
                              // UPG write data
    input[31:0]
                  upg done i
    input
                                // 1 if program finished
```

14 Changes on IFetch continued


Make a **new** programrom(which is a **RAM** memory)






15 Tools(1): Generate the Data For Uart Port

- Step1: Using "MinisysAv2.0" to assemble the asm file and generate the coe files(prgmip32.coe and dmem32.coe)
- Step2: Using "GenUBit_Minisys3.0" to merge the coe files(prgmip32.coe and dmem32.coe) into one file "out.txt"
 - Tips on Step2:
 - put "prgmips32.coe" and "dmem32.coe" into the same directory with "UARTCoe_v3.0" and "GenUBit_Minisys3.0", or you will need to make some modification on GenUBit Minisys3.0





"GenUBit_Minisys3.0", "UartAssist" and "UARTCoe_v3.0" could be found in the "Uart tools" of bb site: https://bb.sustech.edu.cn/webapps/blackboard/content/listContentEditable.jsp?content_id=_288483_1&course_id=_3609_1

16 Tools(2): Using "UartAssist"

- Step1: Connect the Computer which runs "UartAssist" with Minisysboard on which your designed CPU has already been programed on its FPGA chip.
- > Step2: Double click on "UartAssist" to open it
- > **Step3: Set** the items in "串口设置" as the settings of screen snap on the right hand, then click on "打开"
 - ▶ NOTICE: "串口号" could be an serial port other than "COM4", which is up to your Computer. The port which you choose here and then click on "打开" hasn't report error is the right port.

UartAssist





"GenUBit_Minisys3.0", "UartAssist" and "UARTCoe_v3.0" could be found in the "Uart tools" of bb site: https://bb.sustech.edu.cn/webapps/blackboard/content/listContentEditable.jsp?content_id=_288483_1&course_id=_3609_1

17 Tips: Using "UartAssist" continued

- Step4: Make sure the CPU on FPGA works on uart communication mode.
- > Step5: Set the items in "发送区设置" as the screen snap on the right hand. Click on "启用文件数据源", find the data file which is to be transformed by uart port to FPGA chip.
- ➤ **Step6:** Wait until a notice info "Program done!" has appeared in the "串口数据接收" window as the screen snap on the right hand.







18 Practice

- > 1. Is there a way to update the program to be executed on a CPU faster?
- > 2. Modify the Data-memory module, do the unit test on the updated Data-memory.
- > 3. Modify the IFetch, do the unit test on the updated IFetch.
- 4. Update the CPU with uart communication implemented. Do the test: Programe FPGA chip only once, make the CPU run the different programs by using uart communication to update the instructions and data of new program.

It is strongly recommended to conduct unit test first, and then conduct integration test after passing the unit test.