# DIGITAL DESIGN LAB12 REGISTER, COUNTER 2021 SUMMER TERM

LAB12 • Register • Counter • Practice

#### REGISTER

- In <u>digital electronics</u>, especially <u>computing</u>, <u>hardware registers</u> are circuits typically composed of <u>flip flops</u>, often with many characteristics similar to <u>memory</u>, such as:

  The ability to read or write multiple <u>bits</u> at a time, and using an <u>address</u> to select a particular register in a manner similar to a <u>memory address</u>.
- Hardware registers are used in the <u>interface</u> between <u>software</u> and <u>peripherals</u>.

  Software writes them to send information to the device, and reads them to get information from the device. Some hardware devices also include registers that are not visible to software, for their internal use.


#### REGISTER

- In its broadest definition, a register consists of a group of flip-flops together with gates that affect their operation. The flip-flops hold the binary information, and the gates determine how the information is transferred into the register.
- A register capable of shifting the binary information held in each cell to its neighboring cell, in a selected direction, is called a *shift register*.

Shift right

```
module Shift_Right_4(
   input SI,Clk, Rst_n,
   output SO,
   output reg[3:0] D
);
assign SO = D[0];
always @(posedge Clk, negedge Rst_n)
   if (!Rst_n)
       D <= 4' b0000;
else
       D <= {SI, D[3:1]};
endmodule</pre>
```







• Shift left

```
module Shift_Left_4(
   input SI,Clk, Rst_n,
   output SO,
   output reg[3:0] D
  );
  assign SO = D[3];
  always @(posedge Clk, negedge Rst_n)
     if (!Rst_n)
        D <=4'b0000;
   else
        D <= {D[2:0], SI};
endmodule</pre>
```






- Pin names
- $\overline{PE}$  Parallel Enable Input
- $P_0 \sim P_3$  Parallel Data Inputs
- J First Stage J Input
- $\overline{K}$  First Stage K Input
- CP Clock Input
- $\overline{MR}$  Master Reset Input
- $Q_0 \sim Q_3$  Parallel Outputs, Q0 is MSB
- ullet Complementary Last Stage Output



#### **UNIVERSAL 4-BIT SHIFT REGISTER**

The SN54/74LS195A is a high speed 4-Bit Shift Register offering typical shift frequencies of 39 MHz. It is useful for a wide variety of register and counting applications.

```
module Shift_Register_74195(
   input MR_n, CP, PE_n, J, K_n,
   input D3, D2, D1, D0,
    output reg Q3, Q2, Q1, Q0,
    output QO n
    assign Q0 n = ~Q0;
    assign K = "K_n;
    always @(posedge CP, negedge MR_n)
       if (!MR_n)
            {Q3, Q2, Q1, Q0}<=4'b0000;
        else
            if(!PE n)//parallel load
                {Q3, Q2, Q1, Q0}<={D3, D2, D1, D0};
            else
                case ({J, K})
                    2'b00:{Q3, Q2, Q1, Q0}<={Q2, Q1, Q0, Q0};
                    2'b01:{Q3, Q2, Q1, Q0}<={Q2, Q1, Q0, 1'b0};
                   2'b10:{Q3, Q2, Q1, Q0}<={Q2, Q1, Q0, 1'b1};
                    2'b11:{Q3, Q2, Q1, Q0}<={Q2, Q1, Q0, ~Q0};
                endcase;
endmodule
```



OPERATING MODES		JTS	OUTPUTS							
OPERATING MODES	MR	PE	J	ĸ	Pn	Q <sub>0</sub>	Qı	Q <sub>2</sub>	Q <sub>3</sub>	Q3
Asynchronous Reset	L	Х	х	х	Х	L	L	L	L	н
Shift, Set First Stage	н	h	h	h	x	н	qo	q1	q <sub>2</sub>	<b>q</b> 2
Shift, Reset First Stage	н	h	1	1	X	L	qo	q1	q2	$\overline{q}_2$
Shift, Toggle First Stage	Н	h	h	1	X	Φo	qo	Q1	q2	$\overline{q}_2$
Shift, Retain First Stage	н	h	1	h	×	qo	qo	q1	q2	$\overline{q}_2$
Parallel Load	н	1	X	X	pn	po	p1	p <sub>2</sub>	рз	$\bar{p}_3$


H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial


I = LOW voltage level one setup time prior to the LOW to HIGH clock transition.

h = HIGH voltage level one setup time prior to the LOW to HIGH clock transition.

 $p_n (q_n) = L$ ower case letters indicate the state of the referenced input (or output) one setup time prior to the LOW to HiGH clock transition.

# SERIAL-PARALLEL CONVERTER WITH TWO 74195 CHIPS





•  $S_0$ ,  $S_1$  Mode Control inputs

•  $P_0 \sim P_3$  Parallel Data Inputs


ullet Serial(Shift Right) Data Input

ullet Serial(Shift Left) Data Input

CP
 Clock Input

•  $\overline{MR}$  Master Reset Input

Parallel Outputs, Q0 is MSB



#### 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

The SN54/74LS194A is a High Speed 4-Bit Bidirectional Universal Shift Register. As a high speed multifunctional sequential building block, it is useful in a wide variety of applications. It may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial, and parallel-parallel data register transfers.

•  $Q_0 \sim Q_3$ 

```
module Shift_Register_74194(
   input MR_n, CP, DSR, DSL, // Clear, Clock, Serial input
   input [1:0] S, //Select input
   input D3, D2, D1, D0, //Parallel input
    output reg Q3, Q2, Q1, Q0//Parallel output
    always @(posedge CP, negedge MR_n)
       if(!MR n)
            {Q3, Q2, Q1, Q0} <= 4'b0000;
        else
            case (S)
            2'b00: {Q3, Q2, Q1, Q0} <= {Q3, Q2, Q1, Q0};
            2'b01:{Q3, Q2, Q1, Q0}<={DSR, Q3, Q2, Q1};
            2'b10:{Q3, Q2, Q1, Q0}<={Q2, Q1, Q0, DSL};
            2'b11:{Q3, Q2, Q1, Q0}<={D3, D2, D1, D0};
            endcase
endmodule
```

OPERATING MODES	INPUTS								OUTPUTS			
	CP	MR	Sı	S <sub>0</sub>	D SR	D SL	Dn	Q <sub>0</sub>	Q1	Q <sub>2</sub>	Q3	
reset (clear)	X	L	xxxxx				LLLL					
hold ("do nothing")	X	Н	I	I	X	X	X	q0	q1	q2	q3	
shift left	1 1	H H	h h	I	X X	I h	X X	q1 q1	q2 q2	q3 q3	L H	
shift right	↑ ↑	H H	I I	h h	I h	X X	X X	L H	qo qo	q1 q1	q2 q2	
parallel load	1	Hh		h	Х	х	dn	do	dı	d <sub>2</sub>	dз	

#### Notes

1. H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition

q,d = lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW-to-HIGH CP transition

X = don't care

= LOW-to-HIGH CP transition


#### COUNTER


- In <u>digital logic</u> and <u>computing</u>, a <u>counter</u> is a device which stores (and sometimes displays) the number of times a particular <u>event</u> or <u>process</u> has occurred, often in relationship to a <u>clock signal</u>. The most common type is a <u>sequential digital logic</u> circuit with an input line called the *clock* and multiple output lines. The values on the output lines represent a number in the <u>binary</u> or <u>BCD</u> number system. Each pulse applied to the clock input <u>increments</u> or <u>decrements</u> the number in the counter.
- A counter circuit is usually constructed of a number of <u>flip-flops</u> connected in cascade.
   Counters are a very widely used component in <u>digital circuits</u>, and are manufactured as separate <u>integrated circuits</u> and also incorporated as parts of larger integrated circuits

## RING COUNTER—USING 74194


OPERATING MODES				OUTPUTS							
	CP	MR	Sı	So.	D SR	D SL	Dn	Q <sub>0</sub>	Q1	Q <sub>2</sub>	Q3
reset (clear)	X	L	xxxxx				LLLL				
hold ("do nothing")	X	Н	I	I	X	х	х	q0	q1	q2	q3
shift left	† †	H H	h h	I	X X	I h	X X	q1 q1	q2 q2	q3 q3	L H
shift right	† †	H H	I I	h h	I h	X X	X X	L H	q0 q0	qı qı	q2 q2
parallel load	1	Hh	Ť,	h	X	х	da	do	dı	d <sub>2</sub>	d3

sequence number	Q3	Q2	Q1	Q0
1	1	0	0	0
2	0	1	0	0
3	0	0	1	0
4	0	0	0	1






# JOHNSON-COUNTER(1)




```
module johoson_counter(
input clk,rst_n,output reg [3:0] out);
always @(posedge clk,negedge rst_n) begin
    if(~rst_n)
        out<=4'b0;
else
    out<={~out[0],out[3:1]};
end
endmodule</pre>
```



### JOHNSON-COUNTER(2)

```
module johoson_counter(
input clk,rst_n,output reg [3:0] out);
always @(posedge clk,negedge rst_n) begin
    if(~rst_n)
        out<=4'b0;
else
        out<={~out[0],out[3:1]};
end
endmodule</pre>
```

```
module johnsonCounterTb();
reg clk, rst_n;
wire [3:0] out:
johoson_counter jcl(clk, rst_n, out):
initial begin
    clk = 1'b0:
   rst_n = 1'b0;
   #3 rst_n = 1'b1;
   forever #5 clk="clk:
    #160 $finish;
end
endmodule
```



### PRACTICE

Use Two 74194 to implement a 8-bits serial-parallel Converter.

- Do the design by using behavior modeling in verilog
- Verify its function using test-bench.
- Try to implement the circuit on EGO1 board