



*mulplxr
main
Wiring
Splitter
Pin
Probe
Tunnel
Pull Resistor
Clock
POR
Constant
Power
Ground
Do not connect
Transistor
Transmission Gate
Bit Extender
Gates
Plexers
Properties
State
Circuit: main
FPGA supported
Supported
Circuit Name
main
Shared Label
Shared Label Facing
→ East
Shared Label Font
SansSerif Bold 16
Appearance
Logisim-Evolution
Use fixed box-size
Yes
D0
D1
D2
D3
D4
D5
D6
D7
S0
S1
S2
MUX
MUX
MUX
Y




Properties State

Circuit: main

FPGA supported	Supported
Circuit Name	main
Shared Label	
Shared Label Facing	→ East
Shared Label Font	SansSerif Bold 16
Appearance	Logisim-Evolution
Use fixed box-size	Yes





Properties State

Circuit: main

FPGA supported	Supported
Circuit Name	main
Shared Label	
Shared Label Facing	→ East
Shared Label Font	SansSerif Bold 16
Appearance	Logisim-Evolution
Use fixed box-size	Yes

