Projeto Multiplicador

Grupo 4: André William Régis, André Neffa, Felipe Borba e Leonardo Gideão

Projeto 1: Multiplicador por Somas Consecutivas

```
begin
    file_open(input_buf, "/home/kuru/UFSC/SD/QuartusProjects/TP/multiplier1/inputs.txt", read_mode);
    file_open(output_buf, "/home/kuru/UFSC/SD/QuartusProjects/TP/multiplier1/outputs_testbench.txt", write_mode);

    wait until reset = '0';

    while not endfile(input_buf) loop
        readline(input_buf, read_col_from_input_buf);
        read(read_col_from_input_buf, val_A);
        read(read_col_from_input_buf, val_SPACE);
        read(read_col_from_input_buf, val_B);

        a <= val_A;
        b <= val_B;

        wait for clkp; inicio <= '1';
        wait for clkp; inicio <= '0';

        -- wait for (2**n+3)*clkp; -- Pior caso
        while (pronto = '0') loop  -- Roda até sinalizar que possui o resultado
            wait for clkp;
        end loop;

        write(write_col_to_output_buf, saida);
        writeline(output_buf, write_col_to_output_buf);

    end loop;

    write (write_col_to_output_buf, string'("Simulation from testbench completed!"));
    writeline(output_buf, write_col_to_output_buf);

    file_close(input_buf);
    file_close(output_buf);
```

VHDs: Persistência de dados, para realização do testbench.

multiplier_tb.vhd

Projeto 1: Multiplicador por Somas Consecutivas

```
BEGIN
   mux1: mux2para1
    GENERIC MAP (n => n)
    PORT MAP (saisomasub, entA, ini, saimux1);
   regP: registrador_r
    GENERIC MAP (n => n)
    PORT MAP (clk, ini, CP, saisomasub, sairegP);
   regA: registrador
    GENERIC MAP (n => n)
    PORT MAP (clk, CA, saimux1, sairegA);
   regB: registrador
    GENERIC MAP (n => n)
    PORT MAP (clk, ini, entB, sairegB);
   mux2: mux2para1
    GENERIC MAP (n => n)
    PORT MAP (sairegP, sairegA, dec, saimux2);
   mux3: mux2para1
    GENERIC MAP (n => n)
    PORT MAP (entB, (0 => '1', others => '0'), dec, saimux3);
   somasub: somadorsubtrator
    GENERIC MAP (n => n)
    PORT MAP (saimux2, saimux3, dec, saisomasub);
   geraAz: igualazero
    GENERIC MAP (n => n)
    PORT MAP (sairegA, Az);
   geraBz: igualazero
    GENERIC MAP (n => n)
    PORT MAP (sairegB, Bz);

   saida <= sairegP;
   conteudoA <= sairegA;
   conteudoB <= sairegB;

END estrutura;
```

VHDs: BO(Bloco Operativo).

bo.vhd

Projeto 1: Multiplicador por Somas Consecutivas



Projeto 1: Multiplicador por Somas Consecutivas 4 bits



Projeto 1: Multiplicador por Somas Consecutivas 4 bits



Projeto 1: Multiplicador por Somas Consecutivas 4 bits



Projeto 1: Multiplicador por Somas Consecutivas 8 bits



Projeto 1: Multiplicador por Somas Consecutivas 8 bits



Projeto 1: Multiplicador por Somas Consecutivas 8 bits



Projeto 1: Multiplicador por Somas Consecutivas

Resultados de Validação:



256 lines (256 sloc) | 2.25 KB

```
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000001
00000010
00000011
00000100
00000101
00000110
00000111
00001000
00001001
00001010
00001011
00001100
00001101
00001110
00001111
00000000
```



257 lines (257 sloc) | 2.29 KB

```
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000001
00000010
00000011
00000100
00000101
00000110
00000111
00001000
00001001
00001010
00001011
00001100
00001101
00001110
00001111
00000000
```

Projeto 2: Multiplicador Shifter



Projeto 2: Multiplicador Shifter (4 bits)



Projeto 2: Multiplicador Shifter (4 bits)



Projeto 2: Multiplicador Shifter (4 bits)



Projeto 2: Multiplicador Shifter (8 bits)

Netlists:



Projeto 2: Multiplicador Shifter (8 bits)

Netlists:



Projeto 2: Multiplicador Shifter (8 bits)



Projeto 3: Multiplicador por Somas Consecutivas Otimizado



Projeto 3: Multiplicador por Somas Consecutivas Otimizado(4 bits)



Projeto 3: Multiplicador por Somas Consecutivas Otimizado(4 bits)



Projeto 3: Multiplicador por Somas Consecutivas Otimizado(4 bits)



Projeto 3: Multiplicador por Somas Consecutivas Otimizado(8 bits)

Netlists:



Projeto 3: Multiplicador por Somas Consecutivas Otimizado(8 bits)

Netlists:



Projeto 3: Multiplicador por Somas Consecutivas Otimizado(8 bits)



Comparativos(8 bits):

Numero 1:



Flow Summary	
Flow Status	Successful - Thu Nov 12 02:04:03 2020
Quartus II 64-Bit Version	13.0.0 Build 156 04/24/2013 SJ Web Edition
Revision Name	multiplier1
Top-level Entity Name	multiplier
Family	Cyclone II
Device	EP2C35F672C6
Timing Models	Final
Total logic elements	86 / 33,216 (< 1 %)
Total combinational functions	81 / 33,216 (< 1 %)
Dedicated logic registers	54 / 33,216 (< 1 %)
Total registers	54
Total pins	52 / 475 (11 %)
Total virtual pins	0
Total memory bits	0 / 483,840 (0 %)
Embedded Multiplier 9-bit elements	0 / 70 (0 %)
Total PLLs	0 / 4 (0 %)

Numero 2:



Flow Summary	
Flow Status	Successful - Thu Nov 12 00:58:24 2020
Quartus II 64-Bit Version	13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition
Revision Name	multipler2
Top-level Entity Name	multiplier2
Family	Cyclone II
Total logic elements	72 / 4,608 (2 %)
Total combinational functions	54 / 4,608 (1 %)
Dedicated logic registers	60 / 4,608 (1 %)
Total registers	60
Total pins	36 / 89 (40 %)
Total virtual pins	0
Total memory bits	0 / 119,808 (0 %)
Embedded Multiplier 9-bit elements	0 / 26 (0 %)
Total PLLs	0 / 2 (0 %)
Device	EP2C5T144C6
Timing Models	Final

Numero 3:



Flow Summary	
Flow Status	Successful - Thu Nov 12 01:05:26 2020
Quartus II 64-Bit Version	13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition
Revision Name	multiplier1_1
Top-level Entity Name	multiplier1_1
Family	Cyclone II
Device	EP2C35F672C6
Timing Models	Final
Total logic elements	66 / 33,216 (< 1 %)
Total combinational functions	59 / 33,216 (< 1 %)
Dedicated logic registers	38 / 33,216 (< 1 %)
Total registers	38
Total pins	36 / 475 (8 %)
Total virtual pins	0
Total memory bits	0 / 483,840 (0 %)
Embedded Multiplier 9-bit elements	0 / 70 (0 %)
Total PLLs	0 / 4 (0 %)