6



DS063 (v6.0) May 17, 2013 2

XC9500 In-System Programmable 10 **CPLD Family**

Product Specification 11

Features 3

- High-performance
 - 5 ns pin-to-pin logic delays on all pins
 - f_{CNT} to 125 MHz
- Large density range
 - 36 to 288 macrocells with 800 to 6,400 usable gates
- 5V in-system programmable
 - Endurance of 10,000 program/erase cycles
 - Program/erase over full commercial voltage and temperature range
- Enhanced pin-locking architecture 7
- Flexible 36V18 Function Block 8
 - 90 product terms drive any or all of 18 macrocells 9 within Function Block
 - Global and product term clocks, output enables, set and reset signals
 - Extensive IEEE Std 1149.1 boundary-scan (JTAG)
 - Programmable power reduction mode in each macrocell
 - Slew rate control on individual outputs
 - User programmable ground pin capability
 - Extended pattern security features for design protection
 - High-drive 24 mA outputs
 - 3.3V or 5V I/O capability

- Advanced CMOS 5V FastFLASH™ technology
- Supports parallel programming of multiple XC9500 devices

Family Overview 13

The XC9500 CPLD family provides advanced in-system 14 programming and test capabilities for high performance, general purpose logic integration. All devices are in-system programmable for a minimum of 10,000 program/erase cycles. Extensive IEEE 1149.1 (JTAG) boundary-scan support is also included on all family members.

As shown in Table 1, logic density of the XC9500 devices 15 ranges from 800 to over 6,400 usable gates with 36 to 288 registers, respectively. Multiple package options and associated I/O capacity are shown in Table 2. The XC9500 family is fully pin-compatible allowing easy design migration across multiple density options in a given package footprint.

The XC9500 architectural features address the require-16 ments of in-system programmability. Enhanced pin-locking capability avoids costly board rework. An expanded JTAG instruction set allows version control of programming patterns and in-system debugging. In-system programming throughout the full device operating range and a minimum of 10,000 program/erase cycles provide worry-free reconfigurations and system field upgrades.

Advanced system features include output slew rate control 17 and user-programmable ground pins to help reduce system noise. I/Os may be configured for 3.3V or 5V operation. All outputs provide 24 mA drive.

Table 1: XC9500 Device Family 18

Table 1. A03300 Bevie	XC9536 XC9572 XC95108 XC95144 XC95216 XC95288 19 36 72 108 144 216 288								
	XC9536	XC9572	XC95108	XC95144	XC95216	XC95288	19		
Macrocells	36	72	108	144	216	288			
Usable Gates	800	1,600	2,400	3,200	4,800	6,400	Ī		
Registers	36	72	108	144	216	288	Ī		
T _{PD} (ns)	5	7.5	7.5	7.5	10	15	Ī		
T _{SU} (ns)	3.5	4.5	4.5	4.5	6.0	8.0	Ī		
T _{CO} (ns)	4.0	4.5	4.5	4.5	6.0	8.0	Ī		
f _{CNT} (MHz) ⁽¹⁾	100	125	125	125	111.1	92.2	Ī		
f _{SYSTEM} (MHz) ⁽²⁾	100	83.3	83.3	83.3	66.7	56.6			

 f_{CNT} = Operating frequency for 16-bit counters.

2. f_{SYSTEM} = Internal operating frequency for general purpose system designs spanning multiple FBs.

© 1998–2007, 2013 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

XC9500 In-System Programmable CPLD Family



Table 2: Available Packages and Device I/O Pins (not including dedicated JTAG pins) 2

	XC9536	XC9572	XC95108	XC95144	XC95216	XC95288
44-Pin VQFP	34	-	-	-	-	-
44-Pin PLCC	34	34	-	-	-	-
48-Pin CSP	34	-	-	-	-	-
84-Pin PLCC	-	69	69	-	-	-
100-Pin TQFP	-	72	81	81	-	-
100-Pin PQFP	-	72	81	81	-	-
160-Pin PQFP	-	-	108	133	133	-
208-Pin HQFP	-	-	-	-	166	168
352-Pin BGA	-	-	-	-	166 ⁽²⁾	192

^{1.} Most packages available in Pb-Free option. See individual data sheets for more details. 4

Architecture Description ⁵

Each XC9500 device is a subsystem consisting of multiple 6 Function Blocks (FBs) and I/O Blocks (IOBs) fully interconnected by the Fast CONNECT™ switch matrix. The IOB provides buffering for device inputs and outputs. Each FB provides programmable logic capability with 36 inputs and

18 outputs. The Fast CONNECT switch matrix connects all 7 FB outputs and input signals to the FB inputs. For each FB, 12 to 18 outputs (depending on package pin-count) and associated output enable signals drive directly to the IOBs. See Figure 1.

^{2. 352-}pin BGA package is being discontinued for the XC95216. See XCN07010 for details.






Figure 1: XC9500 Architecture 2

Note: Function block outputs (indicated by the bold lines) drive the I/O blocks directly.3

Function Block 4

Each Function Block, as shown in Figure 2, is comprised of 5 18 independent macrocells, each capable of implementing a combinatorial or registered function. The FB also receives global clock, output enable, and set/reset signals. The FB generates 18 outputs that drive the Fast CONNECT switch matrix. These 18 outputs and their corresponding output enable signals also drive the IOB.

Logic within the FB is implemented using a sum-of-products 6 representation. Thirty-six inputs provide 72 true and complement signals into the programmable AND-array to form

90 product terms. Any number of these product terms, up to 7 the 90 available, can be allocated to each macrocell by the product term allocator.

Each FB (except for the XC9536) supports local feedback 8 paths that allow any number of FB outputs to drive into its own programmable AND-array without going outside the FB. These paths are used for creating very fast counters and state machines where all state registers are within the same FB.






Figure 2: XC9500 Function Block 2