

Base Integer Instructions: RV32I and RV64I							RV Privileged Instructions			
Category	Name	Fmt	RV32I Base		+RV64I		Category	Name	Fmt	RV mnemonic
<b>Shifts</b>	Shift Left Logical	R	SLL	rd,rs1,rs2	SLLW	rd,rs1,rs2	<b>Trap</b>	Mach-mode trap return	R	MRET
	Shift Left Log. Imm.	I	SLLI	rd,rs1,shamt	SLLIW	rd,rs1,shamt		Supervisor-mode trap return	R	SRET
	Shift Right Logical	R	SRL	rd,rs1,rs2	SRLW	rd,rs1,rs2	<b>Interrupt</b>	Wait for Interrupt	R	WFI
	Shift Right Log. Imm.	I	SRLI	rd,rs1,shamt	SRLIW	rd,rs1,shamt	<b>MMU</b>	Virtual Memory FENCE	R	SFENCE.VMA rs1,rs2
	Shift Right Arithmetic	R	SRA	rd,rs1,rs2	SRAW	rd,rs1,rs2	Examples of the 60 RV Pseudoinstructions			
	Shift Right Arith. Imm.	I	SRAI	rd,rs1,shamt	SRAIW	rd,rs1,shamt	Branch = 0 (BEQ rs,x0,imm)	J	BEQZ rs,imm	
							Jump (uses JAL x0,imm)	J	J imm	
<b>Arithmetic</b>	ADD	R	ADD	rd,rs1,rs2	ADDW	rd,rs1,rs2	MoVe (uses ADDI rd,rs,0)	R	MV rd,rs	
	ADD Immediate	I	ADDI	rd,rs1,imm	ADDIW	rd,rs1,imm	RETurn (uses JALR x0,0,ra)	I	RET	
	SUBtract	R	SUB	rd,rs1,rs2	SUBW	rd,rs1,rs2				
	Load Upper Imm	U	LUI	rd,imm						
	Add Upper Imm to PC	U	AUIPC	rd,imm						
<b>Logical</b>	XOR	R	XOR	rd,rs1,rs2	Optional Compressed (16-bit) Instruction Extension: RV32C				RISC-V equivalent	
	XOR Immediate	I	XORI	rd,rs1,imm	Loads	Load Word	CL	C.LW	rd',rs1',imm	LW
	OR	R	OR	rd,rs1,rs2	Load Word SP	CI	C.LWSP	rd,imm	rd,sp,imm*4	
	OR Immediate	I	ORI	rd,rs1,imm	Float Load Word SP	CL	C.FLW	rd',rs1',imm	FLW	
	AND	R	AND	rd,rs1,rs2	Float Load Word	CI	C.FLWSP	rd,imm	FLW	
	AND Immediate	I	ANDI	rd,rs1,imm	Float Load Double	CL	C.FLD	rd',rs1',imm	FLD	
<b>Compare</b>	Set <	R	SLT	rd,rs1,rs2	Float Load Double SP	CI	C.FLDSP	rd,imm	FLD	
	Set < Immediate	I	SLTI	rd,rs1,imm	Stores	Store Word	CS	C.SW	rs1',rs2',imm	SW
	Set < Unsigned	R	SLTU	rd,rs1,rs2	Store Word SP	CSS	C.SWSP	rs2,imm	SW	
	Set < Imm Unsigned	I	SLTIU	rd,rs1,imm	Float Store Word	CS	C.FSW	rs1',rs2',imm	FSW	
<b>Branches</b>	Branch =	B	BEQ	rs1,rs2,imm	Float Store Word SP	CSS	C.FFSWP	rs2,imm	FSW	
	Branch ≠	B	BNE	rs1,rs2,imm	Float Store Double	CS	C.FSD	rs1',rs2',imm	FSD	
	Branch <	B	BLT	rs1,rs2,imm	Float Store Double SP	CSS	C.FSDSP	rs2,imm	FSD	
	Branch ≥	B	BGE	rs1,rs2,imm						
	Branch < Unsigned	B	BLTU	rs1,rs2,imm						
	Branch ≥ Unsigned	B	BGEU	rs1,rs2,imm						
<b>Jump &amp; Link</b>	J&L	J	JAL	rd,imm	<b>Arithmetic</b>	ADD	CR	C.ADD	rd,rd,rs1	ADD
	Jump & Link Register	I	JALR	rd,rs1,imm	ADD Immediate	CI	C.ADDI	rd,rd,imm	ADDI	
<b>Synch</b>	Synch thread	I	FENCE		ADD SP Imm * 16	CI	C.ADDI16SP	x0,imm	ADDI	
	Synch Instr & Data	I	FENCE.I		ADD SP Imm * 4	CIW	C.ADDI4SPN	rd',imm	ADDI	
<b>Environment</b>	CALL	I	ECALL		SUB	CR	C.SUB	rd,rs1	SUB	
	BREAK	I	EBREAK		AND	CR	C.AND	rd,rs1	AND	
<b>Control Status Register (CSR)</b>							AND Immediate	CI	C.ANDI	rd,imm
Read/Write							OR	CR	C.OR	rd,rs1
Read & Set Bit							eXclusive OR	CR	C.XOR	rd,rs1
Read & Clear Bit							MoVe	CR	C.MV	rd,rs1
Read/Write Imm							Load Immediate	CI	C.LI	rd,imm
Read & Set Bit Imm							Load Upper Imm	CI	C.LUI	rd,imm
Read & Clear Bit Imm										
<b>Loads</b>	Load Byte	I	LB	rd,rs1,imm	Shifts	Shift Left Imm	CI	C.SLLI	rd,imm	SLLI
	Load Halfword	I	LH	rd,rs1,imm	Shift Right Ari. Imm.	CI	C.SRAI	rd,imm	SRAI	
	Load Byte Unsigned	I	LBU	rd,rs1,imm	Shift Right Log. Imm.	CI	C.SRLI	rd,imm	SRLI	
	Load Half Unsigned	I	LHU	rd,rs1,imm	Branches	Branch=0	CB	C.BEQZ	rs1',imm	BEQ
	Load Word	I	LW	rd,rs1,imm	Branch≠0	CB	C.BNEZ	rs1',imm	BNE	
<b>Stores</b>	Store Byte	S	SB	rs1,rs2,imm	<b>Jump</b>	Jump	CJ	C.J	imm	JAL
	Store Halfword	S	SH	rs1,rs2,imm	Jump Register	CR	C.JR	rd,rs1	JALR	
	Store Word	S	SW	rs1,rs2,imm						
<b>+RV64I</b>							Optional Compressed Extension: RV64C			
LWU rd,rs1,imm							All RV32C (except C.JAL, 4 word loads, 4 word stores) plus:	Load Doubleword (C.LD)		
LD rd,rs1,imm							ADD Word (C.ADDW)	Load Doubleword SP (C.LDSP)		
SD rs1,rs2,imm							ADD Imm. Word (C.ADDIW)	Load Doubleword SP (C.LDSP)		
							SUBtract Word (C.SUBW)	Store Doubleword (C.SD)		
								Store Doubleword SP (C.SDSP)		

32-bit Instruction Formats												
R	funct7	rs2	rs1	funct3	rd	opcode						0
I	imm[11:0]		rs1	funct3	rd	opcode						
S	imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode						
B	imm[12:10:5]	rs2	rs1	funct3	imm[4:1 11]	opcode						
U	imm[31:12]					rd	opcode					
1	imm[20:10:1 11:19:12]					rd	opcode					

RISC-V Integer Base (RV32I/64I), privileged, and optional RV32/64C. Registers  $x_{1-x31}$  and the PC are 32 bits wide in RV32I and 64 in RV64I ( $x_0=0$ ). RV64I adds 12 instructions for the wider data. Every 16-bit RVC instruction maps to an existing 32-bit RISC-V instruction.

Optional Multiply-Divide Instruction Extension: RVM						Optional Vector Extension: RVV							
Category	Name	Fmt	RV32M (Multiply-Divide)			+RV64M			Name	Fmt	RV32V/R64V		
<b>Multiply</b>	MULtiply	R	MUL	rd,rs1,rs2		MULW	rd,rs1,rs2		SET Vector Len.	R	SETVL	rd,rs1	
	MULtiply High	R	MULH	rd,rs1,rs2					MULtiply High	R	VMULH	rd,rs1,rs2	
	MULtiply High Sign/Uns	R	MULHSU	rd,rs1,rs2					REMAinder	R	VREM	rd,rs1,rs2	
	MULtiply High Uns	R	MULHU	rd,rs1,rs2					Shift Left Log.	R	VSLL	rd,rs1,rs2	
<b>Divide</b>	DIVide	R	DIV	rd,rs1,rs2		DIVW	rd,rs1,rs2		Shift Right Log.	R	VSRL	rd,rs1,rs2	
	DIVide Unsigned	R	DIVU	rd,rs1,rs2					Shift R. Arith.	R	VSRA	rd,rs1,rs2	
<b>Remainder</b>	REMAinder	R	REM	rd,rs1,rs2		REMW	rd,rs1,rs2		LoaD	I	VLD	rd,rs1,imm	
	REMAinder Unsigned	R	REMU	rd,rs1,rs2			REMWU		LoaD Strided	R	VLDS	rd,rs1,rs2	
Optional Atomic Instruction Extension: RVA													
Category	Name	Fmt	RV32A (Atomic)			+RV64A			LoaD indeXed	R	VLDX	rd,rs1,rs2	
<b>Load</b>	Load Reserved	R	LR.W	rd,rs1		LR.D	rd,rs1		STore	S	VST	rd,rs1,imm	
<b>Store</b>	Store Conditional	R	SC.W	rd,rs1,rs2		SC.D	rd,rs1,rs2		STore Strided	R	VSTS	rd,rs1,rs2	
<b>Swap</b>	SWAP	R	AMOSWAP.W	rd,rs1,rs2		AMOSWAP.D	rd,rs1,rs2		STore indeXed	R	VSTX	rd,rs1,rs2	
<b>Add</b>	ADD	R	AMOADD.W	rd,rs1,rs2		AMOADD.D	rd,rs1,rs2		AMO SWAP	R	AMOSWAP	rd,rs1,rs2	
<b>Logical</b>	XOR	R	AMOXOR.W	rd,rs1,rs2		AMOXOR.D	rd,rs1,rs2		AMO ADD	R	AMOADD	rd,rs1,rs2	
	AND	R	AMOAND.W	rd,rs1,rs2		AMOAND.D	rd,rs1,rs2		AMO XOR	R	AMOXOR	rd,rs1,rs2	
	OR	R	AMOOR.W	rd,rs1,rs2		AMOOR.D	rd,rs1,rs2		AMO AND	R	AMOAND	rd,rs1,rs2	
<b>Min/Max</b>	MINimum	R	AMOMIN.W	rd,rs1,rs2		AMOMIN.D	rd,rs1,rs2		AMO OR	R	AMOOR	rd,rs1,rs2	
	MAXimum	R	AMOMAX.W	rd,rs1,rs2		AMOMAX.D	rd,rs1,rs2		AMO MINimum	R	AMOMIN	rd,rs1,rs2	
	MINimum Unsigned	R	AMOMINU.W	rd,rs1,rs2		AMOMINU.D	rd,rs1,rs2		AMO MAXimum	R	AMOMAX	rd,rs1,rs2	
	MAXimum Unsigned	R	AMOMAXU.W	rd,rs1,rs2		AMOMAXU.D	rd,rs1,rs2		Predicate =	R	VPEQ	rd,rs1,rs2	
Two Optional Floating-Point Instruction Extensions: RVF & RVD													
Category	Name	Fmt	RV32{F D} (SP,DP Fl. Pt.)			+RV64{F D}			Predicate ≠	R	VPNE	rd,rs1,rs2	
<b>Move</b>	Move from Integer	R	FMV.W.X	rd,rs1		FMV.D.X	rd,rs1		Predicate <	R	VPLT	rd,rs1,rs2	
	Move to Integer	R	FMV.X.W	rd,rs1		FMV.X.D	rd,rs1		Predicate ≥	R	VPGE	rd,rs1,rs2	
<b>Convert</b>	ConVerT from Int	R	FCVT.{S D}.W	rd,rs1		FCVT.{S D}.L	rd,rs1		Predicate AND	R	VPAND	rd,rs1,rs2	
	ConVerT from Int Unsigned	R	FCVT.{S D}.WU	rd,rs1		FCVT.{S D}.LU	rd,rs1		Pred. AND NOT	R	VPANDN	rd,rs1,rs2	
	ConVerT to Int	R	FCVT.W.{S D}	rd,rs1		FCVT.L.{S D}	rd,rs1		Predicate OR	R	VPOR	rd,rs1,rs2	
	ConVerT to Int Unsigned	R	FCVT.WU.{S D}	rd,rs1		FCVT.LU.{S D}	rd,rs1		Predicate XOR	R	VPXOR	rd,rs1,rs2	
<b>Load</b>	Load	I	FL{W,D}	rd,rs1,imm		Calling Convention			Predicate NOT	R	VPNOT	rd,rs1	
<b>Store</b>	Store	S	FS{W,D}	rs1,rs2,imm		Register	ABI Name	Saver	Pred. SWAP	R	VPSWAP	rd,rs1	
<b>Arithmetic</b>	ADD	R	FADD.{S D}	rd,rs1,rs2		x0	zero	---	MOVE	R	VMOV	rd,rs1	
	SUBtract	R	FSUB.{S D}	rd,rs1,rs2		x1	ra	Caller	ConVerT	R	VCVT	rd,rs1	
	MULtiply	R	FMUL.{S D}	rd,rs1,rs2		x2	sp	Callee	ADD	R	VADD	rd,rs1,rs2	
	DIVide	R	FDIV.{S D}	rd,rs1,rs2		x3	gp	---	SUBtract	R	VSUB	rd,rs1,rs2	
	SQuare Root	R	FSQRT.{S D}	rd,rs1		x4	tp	---	MULTiply	R	VMUL	rd,rs1,rs2	
<b>Mul-Add</b>	Multiply-ADD	R	FMADD.{S D}	rd,rs1,rs2,rs3		x5-7	t0-2	Caller	DIVide	R	VDIV	rd,rs1,rs2	
	Multiply-SUBtract	R	FMSUB.{S D}	rd,rs1,rs2,rs3		x8	s0/fp	Callee	SQuare Root	R	VSQRT	rd,rs1,rs2	
	Negative Multiply-SUBtract	R	FNMSUB.{S D}	rd,rs1,rs2,rs3		x9	s1	Callee	Multiply-ADD	R	VFMADD	rd,rs1,rs2,rs3	
	Negative Multiply-ADD	R	FNMADD.{S D}	rd,rs1,rs2,rs3		x10-11	a0-1	Caller	Multiply-SUB	R	VFMSUB	rd,rs1,rs2,rs3	
<b>Sign Inject</b>	SiGN source	R	FSGNJ.{S D}	rd,rs1,rs2		x12-17	a2-7	Caller	Neg. Mul.-SUB	R	VFNMSUB	rd,rs1,rs2,rs3	
	Negative SiGN source	R	FSGNJV.{S D}	rd,rs1,rs2		x18-27	s2-11	Callee	Neg. Mul.-ADD	R	VFNMADD	rd,rs1,rs2,rs3	
	Xor SiGN source	R	FSGNJK.{S D}	rd,rs1,rs2		x28-31	t3-t6	Caller	SiGN inject	R	VSGNJ	rd,rs1,rs2	
<b>Min/Max</b>	MINimum	R	FMIN.{S D}	rd,rs1,rs2		f0-7	ft0-7	Caller	Neg SIGN inject	R	VSGNJV	rd,rs1,rs2	
	MAXimum	R	FMAX.{S D}	rd,rs1,rs2		f8-9	fs0-1	Callee	Xor SiGN inject	R	VSGNJK	rd,rs1,rs2	
<b>Compare</b>	compare Float =	R	FEQ.{S D}	rd,rs1,rs2		f10-11	fa0-1	Caller	MINimum	R	VMIN	rd,rs1,rs2	
	compare Float <	R	FLT.{S D}	rd,rs1,rs2		f12-17	fa2-7	Caller	MAXimum	R	VMAX	rd,rs1,rs2	
	compare Float ≤	R	FLE.{S D}	rd,rs1,rs2		f18-27	fs2-11	Callee	XOR	R	VXOR	rd,rs1,rs2	
<b>Categorize</b>	CLASSify type	R	FCLASS.{S D}	rd,rs1		f28-31	ft8-11	Caller	OR	R	VOR	rd,rs1,rs2	
<b>Configure</b>	Read Status	R	FRCSR	rd		zero	Hardwired zero			AND	R	VAND	rd,rs1,rs2
	Read Rounding Mode	R	FRRM	rd		ra	Return address			CLASS	R	VCLASS	rd,rs1
	Read Flags	R	FRFLAGS	rd		sp	Stack pointer			SET Data Conf.	R	VSETDCFG	rd,rs1
	Swap Status Reg	R	FCSR	rd,rs1		gp	Global pointer			EXTRACT	R	VEXTRACT	rd,rs1,rs2
	Swap Rounding Mode	R	FSRM	rd,rs1		tp	Thread pointer			MERGE	R	VMERGE	rd,rs1,rs2
	Swap Flags	R	FSFLAGS	rd,rs1		t0-6,ft0-11	Temporaries			SELECT	R	VSELECT	rd,rs1,rs2
<b>Swap Rounding Mode Imm</b>	Swap Rounding Mode Imm	I	FSRMI	rd,imm		s0-11,fs0-11	Saved registers						
	Swap Flags Imm	I	FSFLAGSI	rd,imm		a0-7,fa0-7	Function args						

RISC-V calling convention and five optional extensions: 8 RV32M; 11 RV32A; 34 floating-point instructions each for 32- and 64-bit data (RV32F, RV32D); and 53 RV32V. Using regex notation, {} means set, so FADD.{F|D} is both FADD.F and FADD.D. RV32{F|D} adds registers f0-f31, whose width matches the widest precision, and a floating-point control and status register fcsr. RV32V adds vector registers v0-v31, vector predicate registers vp0-vp7, and vector length register vl. RV64 adds a few instructions: RVM gets 4, RVA 11, RVF 6, RVD 6, and RVV 0.