
Xilinx ISE Tutorial:


This tutorial provides a step-by-step guide to simulating a VHDL description of a *Full Adder* using Xilinx ISE 11.1-11.4.

Step 1:


- Open ISE, select "new project"
- Specify your project name and location.
- Leave the working directory entry blank.
- Choose *HDL* as the source type from the *Top-Level Source Type* menu.
- Click Next button.



Step 2: Click "Next", use the default configuration:





Step 3: Click "Next" and then a project summary will appear. Click on the Finish button.




Step 4: Now we want to add a new file to our project.

- Right Click on your project name, choose New Source.
- Choose VHDL Module as the file type.
- In the File name: box enter the desired file name, in this case the file is named "adder".
- Click on the *Next* button.





Step 5: Specify the *input* and *output*. Then Click *Fnish*.



Step 6: Fill your VHDL code:


```
20
21
       library IEEE:
     use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
23
--- Uncomment the following library dec

26 --- any Xilinx primitives in this code.


27 --library UNISIM;

28 --use UNISIM.VComponents.all.
25 ---- Uncomment the following library declaration if instantiating
29
30 entity adder is
             Port ( A : in STD_LOGIC;
    B : in STD_LOGIC;
    Cin : in STD_LOGIC;
    Clk : in STD_LOGIC;
    S : out STD_LOGIC;
32
33
35
                         Cout : out STD LOGIC);
 36
 37 end adder;
 38
 39
      architecture Behavioral of adder is
 40
 41
 42
            Process (Clk)
 43
            begin
 44
45
                 if rising_edge(Clk) then
   S <= A xor B xor Cin;</pre>
                     Cout <= (A or B) and (Cin and (A xor B));
 47
48
                 end if:
            end Process;
 49
       end Behavioral;
 50
 52
```

Step 7: Choose *Implementation*, and *Synthesize – XST*. You can use View RTL Schematic to review the full adder's RTL Schematic (Right Click and choose run or double click). Then use shift to select all. After all, choose *Create Schematic*.



Step 8: Choose *Behavioral*, and right click and choose new source and select *VHDL Test Bench*. Specify the file name and the location.




Step 10: Fill the code in the addertest.vhd:

```
28 LIBRARY ieee;
     USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.all;
29
30
     USE ieee.numeric_std.ALL;
31
33
     ENTITY addertest IS
34
     END addertest;
35
     ARCHITECTURE behavior OF addertest IS
36
37
38
          -- Component Declaration for the Unit Under Test (UUT)
39
         COMPONENT adder
40
         PORT (
41
               A : IN std_logic;
 42
               B : IN std logic;
 43
               Cin : IN std_logic;
Clk : IN std_logic;
S : OUT std_logic;
 45
46
47
               Cout : OUT std_logic
48
         END COMPONENT;
 49
50
51
         --Inputs
52
        signal A : std logic := '0';
53
58
        --Outputs
59
        signal S : std_logic;
        signal Cout : std_logic;
60
61
62
        constant clk_period : time := 120 ns;
63
64
     BEGIN
65
        -- Instantiate the Unit Under Test (UUT)
66
67
        uut: adder PORT MAP (
                A => A,
68
69
               B \Rightarrow B,
70
               Cin => Cin,
Clk => Clk,
71
72
               S => S,
73
                Cout => Cout
74
75
76
        -- No clocks detected in port list. Replace <clock> below with
        -- appropriate port name
```

```
78
 79
         clk process : process
 80
         begin
            wait for clk_period/2;
 81
 82
            Clk <= '0';
            wait for clk_period/2;
 83
            Clk <= '1';
 84
         end process;
 85
 87
         -- Stimulus process
 88
         stim proc: process
 89
 90
         begin
 91
            A <= 'O';
            B <= '1';
Cin <= '1';
 92
 93
            wait for 150ns;
 94
            A <= '1';
 95
            B <= '0';
            Cin <= '0';
 97
            wait for 250ns;
A <= '1';
B <= '0';</pre>
 98
 99
100
            Cin <= '1';
102
            wait.
103
         end process;
104
     END:
105
106
```

Step 11: Choose ISim Simulator. Double click Behavior Check Syntax and Simulate Behavioral Model:



Note: Once the code in addertest.vhd (the test file in Behavioral Simulation) is **modified**, you should **Synthesize** all the code again so that the test file can output the correct waveform.