# CO102 Computer Hardware Experiment

Lecture 02: VHDL Programming

Liang Yanyan

澳門科技大學 Macau of University of Science and Technology

#### Basic Language Framework

```
library ieee;
                                                               Include...
use ieee.std_logic_1164.all;
entity XYZ is
                                                                 Entity
    port
         A, B, C: in std_logic; -- Comments
         F : out std logic
     );
end XYZ;
                                                              Architecture
architecture XYZ arch of XYZ is
begin
    F \le (A \text{ and } B) \text{ or } (B \text{ and } C) \text{ or } (C \text{ and } A);
end XYZ arch;
```

#### **Entity**

```
library ieee;
                                                               Include...
use ieee.std_logic_1164.all;
entity xyz is
                                                                 Entity
    port
         A, B, C
                              : in std_logic;
                              : out std_logic
          \mathbf{F}
     );
                                                              Architecture
end xyz;
architecture XYZ_arch of XYZ is
begin
     F \le (A \text{ and } B) \text{ or } (B \text{ and } C) \text{ or } (C \text{ and } A);
end XYZ arch;
```

#### **Entity Definition**

```
entity_name is
   [Generics;]
   [Ports;]
   [Other Declarative Parts;]
   [Statements;]
end [entity] [entity_name];
```

#### Entity Examples (ROM)


```
entity Rom is
  port (D0
                         : out bit;
                         : out bit;
                                         ROM
                         : out bit;
        D2
                         : out bit;
        D3
                                                ▶ D7
        D4, D5, D6, D7: out bit;
        A: in bit vector(7 down to 0);
end ROM:
```

#### Entity Examples (Adder)

# entity Full\_Adder is

port (X, Y, Cin: in Bit; Cout, Sum: out Bit);

#### end Full\_Adder ;




#### Entity Examples (n-input AND)

# entity and is

```
generic (wid: integer:= 2);
  port
    X: in bit_vector(wid-1 downto 0);
    F: out bit
                         X(0)
End ANDN;
                         X(2)
                                               F
                        X(wid-1)
```

### Entity Example (Empty Entity)

entity Test\_Bench is
end Test\_Bench;




#### **Entity Definition (Ports)**

```
entity_name is
    Generics:
    Ports;
    Other Declarative Parts;
    Statements;
end [entity][entity_name];
```

#### Port Definition

```
Port (
Port_Name[, Port_Name] : Dir Type[:=Default_Val];
Port_Name[, Port_Name] : Dir Type[:=Default_Val];
Port_Name[, Port_Name] : Dir Type[:=Default_Val]
```

#### Each Parts of Port




#### Port Examples (ROM)

```
entity ROM is
  port ( D0
                              : out bit;
                                            A0
                                                              D0
                                            A1
                              : out bit;
            D1
                                            A2
                                                              D2
                                            A3
                                                               D3
                              : out bit;
            D2
                                                    ROM
                                            A4
            D3
                              : out bit;
                                            A5
                                                               D5
                                            A6
                                                               D6
            D4, D5, D6, D7 : out bit;
                                            A7
                                                              D7
            A: in bit_vector(7 down
  to 0));
end ROM;
```

#### Port Examples (Adder)

entity Full\_Adder is



#### Port Examples (n-input AND)

```
entity ANDN is
  generic (wid : integer := 2);
     X : in bit_vector(wid-1 downto 0);
     F: out bit
                            X(0)
                            X(1)
                            X(2)
                                                  F
End ANDN;
                           X(wid-1)
```


## Type of "Dir"

- In
- Out
- Inout
- Buffer
- Linkage


#### Type

```
port
                                      Type
           Port Name
                                                 Default Value
                         Dir
                                  std_logic;
    A0, A
                                  std_logic
    A2
                      in
                       buffer
                                   std_logic;
     F<sub>0</sub>
                                   std_logic;
     F1
                       : out
     F2
                       inout
                                   std_logic
```

### Signal Direction



#### Dir Example



#### Use of Dir


```
library ieee;
use ieee.std_logic_1164.all;
entity ABC is
 port
   A0, A1, A2: in std_logic;
              : buffer std_logic;
   FO
              : out std_logic;
   F1
   F2
              : inout std logic
  );
end ABC;
```

```
architecture ABC arch of
ABC is
begin
  process(A0)
  begin
    if rising edge(A0) then
      F0 \ll not F0;
      F1 \iff F2;
    end if;
  end process;
  F2 \le A1 \text{ when } A2 = '1'
ELSE 'Z';
end ABC arch;
```

#### **Typical Port Type**

- Bit
- Bit\_vector
- Std\_logic
- Std\_logic\_vector
- Bit
  - '1'
  - '0'


#### Bit\_vector




```
port
( X : in bit_vector(3 downto 0);
  F : out bit );
```

#### Std\_logic

- 'U', -- Uninitialized
- 'X', -- Forcing Unknown
- '0', -- Forcing 0
- '1', -- Forcing 1
- 'Z', -- High Impedance
- 'W', -- Weak Unknown
- 'L', -- Weak 0
- 'H', -- Weak 1
- '-' -- Don't care




#### Resolution Function of Std\_logic



	U	X	0	1	Z	W	L	H	-
U	U	U	U	U	U	U	U	U	U
X	U	X	X	X	X	X	X	X	X
0	U	X	0	X	0	0	0	0	X
1	U	X	X	1	1	1	1	1	X
Z	U	X	0	1	Z	W	L	Н	X
W	U	X	0	1	W	W	W	W	X
L	U	X	0	1	L	W	L	W	X
H	U	X	0	1	Н	W	W	Н	X
-	U	X	X	X	X	X	X	X	X

#### Std\_logic\_vector



```
port
( X : in std_logic_vector(3 downto 0);
  F : out std_logic );
```

#### STD\_LOGIC conversion functions

- VHDL Data Types
  - Boolean, integer, real
- STD\_LOGIC conversion functions
  - TO\_STDLOGICVECTOR( bit\_vector )
  - CONV\_STD\_LOGIC\_VECTOR( integer, bits )
  - CONV\_INTEGER( std\_logic\_vector )

Function	Example:		
TO_STDLOGICVECTOR( bit_vector )	TO_STDLOGICVECTOR( X"FFFF" )		
Converts a bit vector to a standard logic vector.	Generates a 16-bit standard logic vector of ones. "X" indicates hexadecimal and "B" is binary.		
CONV_STD_LOGIC_VECTOR( integer, bits )	CONV_STD_LOGIC_VECTOR(7, 4)		
Converts an integer to a standard logic vector.	Produces a standard logic vector of "0111".		
CONV_INTEGER( std_logic_vector )	CONV_INTEGER( "0111" )		
Converts a standard logic vector to an integer.	Produces an integer value of 7.		

#### Signals, Time, and Simulation

- Variables vs. signals
  - VHDL variables change value without delay
  - VHDL signals have an associated delay
- A signal is given a value at a specific point in time, and retains that value until it is given a new value
  - A waveform is a sequence of values over time
  - Example: in1 <= '0', '1' after 5 ns, '0' after 15 ns;</li>
  - " A variable has a single value, whereas a signal has multiple value / time pairs
- A discrete event simulator executes VHDL code by advancing time to the next event, updating signal values, then possibly scheduling new events

#### VHDL Logic Operators

```
** | abs | not
miscellaneous operators
multiplying operators
                       * | / | mod | rem
sign operators
                       + | - | &
adding operators
                        sll | srl | sla | sra | rol | ror
shift operators
                       = | /= | < | <= | > | >=
relational operators
                       and or and nor xor xnor
logical operators
```

#### **Example:** entity of 4 bits adder

#### **ENTITY add4 IS**

PORT(a, b: IN STD\_LOGIC\_VECTOR(3 downto 0);

Ci: IN STD\_LOGIC;

Sum: OUT STD\_LOGIC\_VECTOR(3 downto 0);

Co: OUT STD\_LOGIC);

#### END add4;

The diagram of add4 is as following:



#### **Entity Definition (Generics)**

```
entity_name is
    Generics;
    Ports;
    Other Declarative Parts:
    Statements;
end [entity][entity_name];
```

#### An AND Gate With Unknown Inputs

```
entity ANDN is
  generic (wid: integer := 2);
  port
    X : in bit_vector(wid-1 downto 0);
     F: out bit
end ANDN;
                                            F
                        X(wid-1)
```

#### **Generic Definition**

# generic (

```
Name [, Name] : DataType [:= DefaultValue],

Name [, Name] : DataType [:= DefaultValue],

Name [, Name] : DataType [:= DefaultValue]

;
```

#### Generic Example (1)

entity abcd is

```
generic (
    p_a: integer : = 2;
    p_b : integer : = 7
  port (
    A : out bit_vector(0 to p_a - 1);
    F: in bit
End abcd;
```

```
library ieee;
use ieee.std_logic_1164.all;
                                     Use of the Generic
entity ANDN is
                                     (ANDN.vhd)
    generic (wid : integer := 2);
   port
               in bit vector(wid-1 downto 0);
            : out bit
    );
end ANDN:
                                  X(0)
                                  X(1)
architecture ANDN arch of ANDN is
                                  X(2)
begin
   process(X)
       variable tmp : bit;
   begin
                                X(wid-1)
       tmp := '1';
       for i in wid-1 downto 0 loop
           tmp := tmp and X(i);
       end loop;
       F \leq tmp;
    end process;
end ANDN arch;
```

#### **Architecture**

```
library ieee;
use ieee.std_logic_1164.all
                                              Include...
entity XYZ is
    port
                                                Entity
                        : in std_logic;
        A, B, C
                            out std logic
        F
    );
end XYZ;
architecture XYZ_arch of XYZ is
begin
    F <= (A and B) or (B and C) or (C and A); Architecture
end XYZ_arch;
```

#### **Architecture Definition**

# architecture arch\_name Of entity\_name is architecture\_declarative\_part begin architecture\_statement\_part end [architecture] [arch\_name];

#### Architecture Example (ABC.vhd)

```
architecture ABC_arch of
library ieee;
use ieee.std logic 1164.all;
                             ABC is
entity ABC is
 port(
                               process(A0)
   A0,A1,A2 : in std_logic;
                               begin
                                 if rising edge(A0) then
   F0 : buffer std_logic;
                                   F0 <= not F0;
   F1 : out std logic;
                                   F1 <= F2;
   F2 : inout std_logic );
                                 end if;
end ABC;
                               end process;
                               F2 <= A1 when A2 = '1' ELSE 'Z';
                             end ABC arch;
```

```
library ieee;
use ieee.std logic 1164.all;
entity ANDN is
   generic (wid : integer := 2);
   port(
        : in bit_vector(wid-1 downto 0);
        : out bit );
end ANDN;
```

# Architecture Example (ANDN.vhd)

#### architecture ANDN\_arch of ANDN is begin

```
process(X)
        variable tmp : bit;
    begin
        tmp := '1';
        for i in wid-1 downto 0 loop
             tmp := tmp and X(i);
                                        X(0)
        end loop;
                                        X(1)
        F <= tmp;
                                        X(2)
    end process;
end ANDN_arch;
                                       X(wid-1)
```

#### Inside Architecture

- How to maintain large architecture?
- How to modulate the architecture code?
- Separate the architecture in to several parts
- How to separate the architecture?
- VHDL language that can separate an architecture
  - Process

#### **Process Definition**

```
[process_label:] Process_(sensitivity_list)] [is]
```


process\_declarative\_part

# begin

process\_statement\_part

end process\_label];

# Process Example With Sensitive Table (MY\_DFF.vhd)




```
architecture MY_DFF_arch of MY_DFF is
begin
 process (CP)
 begin
   if rising_edge(CP) then
     Q \leq D;
   end if;
 end process;
end MY_DFF_arch;
```

# Process Example With 'Wait' (MY\_DFF.vhd)

```
architecture MY DFF arch of MY DFF is
begin
 process
 begin
    wait until CP'event and CP
    Q \leq D;
  end process;
end MY DFF arch;
```

# Process Example (Latch.vhd)



```
architecture LT_arch of LT is begin

Process (CLK, D)

begin

if CLK = '1' then

Q <= D;

end if;
```

end process;

end LT\_arch;

```
library ieee;
use
ieee.std_logic_1164.all;
-----
entity LT is
port
( D, CLK : in bit;
Q : out bit );
end LT;
```

#### Library & Use (Definition)

```
library LibraryName, LibraryName, ...;
USE LibraryName.PackageName.ItemName;
USE LibraryName.PackageName.all;
USE LibraryName.ItemName;
USE LibraryName.all;
```

# Library & Use

- Library
  - Name of library, contain pre-defined design items
  - Is treated as directory in most EDA tools
- Commonly used library
  - IEEE IEEE standard library
  - STD VHDL standard library
  - Work Used defined library

#### Library & Use (Example)

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
```

library work;
USe work.my\_package.all;