



Design Rule Verification Report

Date:	02.09.2025	Warnings:	0
Time:	10:59:01	Rule Violations:	0
Elapsed Time:	00:00:02		
Filename:	C:\Users\leomendes\OneDrive - Education Vaud\00_Diplome\2510_RegulationChauffage\hard\2510_RegulationChauffage_Motherboard\2510_RegulationChauffage_Motherboard.PcbDoc		

Summary

Warnings	Count
Total	0

Rule Violations	Count
Clearance Constraint (Gap=0.151mm).(All).(All)	0
Short-Circuit Constraint (Allowed=No).(All).(All)	0
Un-Routed Net Constraint (. (All)).	0
Modified Polygon (Allow modified: No).(Allow shelved: No)	0
Width Constraint (Min=0.15mm).(Max=1.5mm).(Preferred=0.2mm).(All)	0
Power Plane Connect Rule(Relief Connect)(Expansion=0.175mm).(Conductor Width=0.2mm).(Air Gap=0.2mm).(Entries=4).(All)	0
Minimum Annular Ring.(Minimum=0.175mm).(((ObjectKind = 'Pad') OR (ObjectKind = 'Via')) And (Layer = 'MultiLayer') And (HoleDiameter > AsMM(0.45)))	0
Minimum Annular Ring.(Minimum=0.175mm).(((ObjectKind = 'Pad') OR (ObjectKind = 'Via')) And (Layer = 'MultiLayer') And (HoleDiameter <= AsMM(0.45)))	0
Hole Size Constraint (Min=0.25mm).(Max=10mm).(All)	0
Pads and Vias to follow the Drill pairs settings	0
Hole To Hole Clearance (Gap=0.35mm).(All).(All)	0
Minimum Solder Mask Sliver (Gap=0.08mm).(All).(All)	0
Silk To Solder Mask (Clearance=0.2mm).(IsPad).(All)	0
Silk to Silk (Clearance=0.2mm).(All).(All)	0
Net Antennae (Tolerance=0mm).(All)	0
Board Clearance Constraint (Gap=0mm).(All)	0
Component Clearance Constraint (. Horizontal Gap = 0.25mm .Vertical Gap = 0.25mm).(All).(All)	0
Height Constraint (Min=0mm).(Max=1000mm).(Preferred=12.5mm).(All)	0
Total	0