


## Design example



design a ckt that can control an LED (m) from either of two switches x, y. one of x and y is selected by using a 3rd switch

s	m
0	x
1	y



$$m = \bar{s}x + sy$$

s	x	y	m
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

$$\begin{aligned} \text{SOP form of } m &= \bar{s}x\bar{y} + \bar{s}xy + s\bar{x}y + sxy \\ &= \bar{s}x + sy \end{aligned}$$


This ckt is called a 2-to-1 multiplexer (mux)

extend it to multibit 2-to-1 mux



2-bit 2-to-1 mux

s	m <sub>0</sub> m <sub>1</sub>
0	x <sub>0</sub> x <sub>1</sub>
1	y <sub>0</sub> y <sub>1</sub>




Verilog 2-to-1 mux

```
module mux2to1 (x, y, s, m);
    input x, y, s;
    output m;
    assign m = (~s & x) | (s & y);
end module
```

↑ NOT \*
↑ OR

\* ! and ~ have the same result.  
~ ⇒ !

```
module mux2bit_2to1 (X, Y, s, M);
    input [1:0] X, Y;
    input s;
    output [1:0] M;
    assign M[0] = (~s & X[0]) | (s & Y[0]);
```



```

    assign M[i] = (~s & x[i]) | (s & y[i]);
end module

```

### Hierarchical Code (2 bit 2-to-1 mux)

```

module mux2bit_2to1 (X, Y, S, M);
    input [1:0] X, Y;
    input S;
    output [1:0] M;
    mux2to1 u1 (X[0], Y[0], S, M[0]);
    mux2to1 u2 (X[1], Y[1], S, M[1]);
end module

```

*random name you give*

*single bit*

[2:0]	$x_2 x_1 x_0$
[0:2]	$x_0 x_1 x_2$

```

module mux2to1 (x, y, s, m);
    input x, y, s;
    output m;
    assign m = (~s & x) | (s & y);
end module

```

*NOT* *OR*

create a ckt that has inputs  $x_1 x_0$  that represent 2 digit number. Display the number on a 7-seg. display

### 7-segment display

0: 1: 2: 3:

$x_1, x_0$	$h_0$	$h_1$	$h_2$	$h_3$	$h_4$	$h_5$	$h_6$
0	1	1	1	1	1	1	0
1	0	1	1	0	0	0	0
2	1	1	0	1	1	0	1
3	1	1	1	1	0	0	1

$h_0 = \bar{x}_1 \bar{x}_0 + x_1 \bar{x}_0 + x_1 x_0 = \bar{x}_1 \bar{x}_0 + x_1 = \bar{x}_0 + x_1$   
 $h_1 = 1$   
 $h_2 = \bar{x}_1 + x_0$   
 $h_3 = h_0 = \bar{x}_0 + x_1$   
 $h_4 = \bar{x}_0$   
 $h_5 = \bar{x}_1 \bar{x}_0$   
 $h_6 = x_1$

```

module seg7 (input x1, x0, output [0:6] H);
    assign H[0] = x1 | ~x0;
    assign H[1] = 1'b1;
end module

```

*binary value "1"*


*1 bit*

```

assign H[2] = ~X1 | X0;
assign H[3] = X1 | ~X0;
assign H[4] = ~X0;
assign H[5] = ~X1 & ~X0;
assign H[6] = X1;
end module



```

## FPGA (Field programmable gated array)




## Logic element (LE)

each LE can store a truth table that represents the logic function that is implemented. If the LE has  $K$  inputs, then it can represent any  $K$ -input logic function



⇒ This is called look up table (LUT)  
 DE2. 35,000 4-input LUT.

## Design example (cont.) 7-segment display



```

Module hier_ex(input [4:0] SW, output [0:6] HEXO);
    wire [1:0] C;
    wire [0:6] H;
    mux2bit_2to1 u1 (SW[4:3], SW[2:1], SW[0], C);
    seg7 u2 (C[1], C[0], H);
    assign HEXO = ~H;
end module
    
```

*module instantiation (make a copy)*

*7seg (on DE2 board) lights up when the driving signal is "0"*

```

module mux2bit_2to1 (x, y, s, m);
    input [1:0] x, y;
    input s;
    output [1:0] m;
    mux2to1 u1 (x[0], y[0], s, m[0]);
    mux2to1 u2 (x[1], y[1], s, m[1]);
end module
    
```

```

module mux2to1 (x, y, s, m);
    input x, y, s;
    output m;
    assign m = (~s & x) | (s & y);
end module
    
```

```

module seg7 (input x1, x0, output [0:6] H);
    assign H[0] = x1 | ~x0;
    assign H[1] = 1'b1;
    assign H[2] = ~x1 | x0;
    assign H[3] = x1 | ~x0;
    assign H[4] = ~x0;
    assign H[5] = ~x1 & ~x0;
    assign H[6] = x1;
end module
    
```