

2.4 Logic gates + Logic circuits

representing logic functions using logic gates:




Llesign enample a factory making bull bearings (BB). The three pensons (so, si, si) = so = gives "o" if a BB is too small too rough Réjection (R) gives "1" iff at least two persons give "0" $R = \overline{S_0S_1S_2} + \overline{S_0S_1S_2} + \overline{S_0S_1S_2} + \overline{S_0S_1S_2}$

 $= \overline{S_0S_1} + \overline{S_1S_2} + \overline{S_0S_2}$



Timing Dingram



> Repents