

3.4 Carry-ripple adder


$$S_0 = x_0 \oplus y_0 \oplus C_0$$

$$C_1 = x_0 y_0 + x_0 C_0 + y_0 C_0$$


$$= x_0 y_0 + (x_0 + y_0) C_0$$

$$S_1 = x_1 \oplus y_1 \oplus C_1$$

$$C_2 = x_1 y_1 + (x_1 + y_1) C_1$$



For a 16-bit carry-ripple adder:
for C_{16} : $(16 \times 2 + 1 = 33$
gate-level delay)



Lookahead adder (aka fast adder)

$$S_0 = x_0 \oplus y_0 \oplus C_0$$


$$C_1 = x_0 y_0 + x_0 C_0 + y_0 C_0$$

$$= x_0 y_0 + (x_0 + y_0) C_0$$


$$S_1 = x_1 \oplus y_1 \oplus C_1$$

$$C_2 = x_1 y_1 + (x_1 + y_1) C_1 = \underbrace{x_1 y_1}_{g_1} + \underbrace{(x_1 + y_1)}_{P_1} [\underbrace{x_0 y_0}_{g_0} + \underbrace{(x_0 + y_0)}_{P_0} C_0] = g_1 + P_1 g_0 + P_1 P_0 C_0$$

- 1 gate-level delay to produce g_i, P_i
- 1 gate-level delay to produce all product terms (i.e. $P_1 g_0 C_0$)
- 1 gate-level delay to produce the sum term.




⇒ in total 3 gate-level delay for any C_i (carry bit)



Pros: faster


Cons: large number of inputs to the gates → fan-in

Option 1 Combination of lookahead and carry-ripple



→ reduced fan-in
→ increased delay (trade-off)

Option 2 Hierarchical lookahead



$$C_4 = x_3 y_3 + (x_3 + y_3)C_3 = g_3 + P_3 C_3 = \underbrace{g_3 + P_3 g_2 + P_3 P_2 g_1 + P_3 P_2 P_1 g_0}_{G_0} + \underbrace{P_3 P_2 P_1 P_0}_{P_0} C_0$$

lookahead
(top)

→ produces G_0, P_0 in 3 gate-level delay
1 for g_i, P_i , 1 for product terms (i.e. $P_3 P_2 g_1$), 1 for $G_0 + P_0 C_0$

lookahead
(bottom)

→ produces $C_4 = G_0 + P_0 C_0$ in 2 gate-level delay

in total 5 gate-level delay to generate C_{16}

Contrast: 16 bit adding, to generate C_{16} , gate-level delay



Carry-ripple → 33

lookahead → 3 (large fan-in)


ripple-lookahead → 9 (fan-in ≤ 5)

hierarchical lookahead → 5 (fan-in ≤ 5)

→ FA




4-bit adder



carry-ripple path for c_4
any $a_i = b_i$


if all $a_i \neq b_i$, i.e. 1,0 or 0,1 combinations
bypass is faster than the carry-ripple. $c_4 = c_0$

build a 8-bit adder.



Q: What is the worst case delay through the 8-bit adder. (C_8)?


A: Case 1 for any one of $a_i = b_i$ in block ①



delays in C_4 doesn't get through to C_8 .

5 - [] delays. in total

Case 2 for all $a_i \neq b_i$, (1,0) or (0,1) in block ①



Worst-case delay in block 0

bypass path in block 1

6 - [] delays. in total