





⇒ some interesting CMOS circuits




x_1	x_2	x_3	x_4	y
0	0	0	0	1
0	0	0	1	1
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	1
0	1	1	0	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	0
1	1	1	1	0



← high impedance (open ckt.)
← (no pull up/pull down path)

- ① since PUN & PDN are not in dual relationship, there will not be only "0" or "1" output.
- ② pull down ($y=0$) if $x_1 \cdot x_2 + x_3 \cdot x_4$
- ③ pull up ($y=1$) if $\bar{x}_1 \cdot \bar{x}_3 + \bar{x}_2 \cdot \bar{x}_4$



Transmission Gate



using logic gates



6 trans.



inv \rightarrow 2 Trans.



$\neg D \rightarrow$ 6 trans

$\frac{x}{2} \rightarrow$ 6 trans

$\Rightarrow D \rightarrow$ 6 trans

20 Trans.

Tri-state buffer



Transmission


buffer usually has large transistors inside

\rightarrow make an xor gate out of transmission gates

x_1	x_2	f
0	0	0
0	1	1
1	0	1
1	1	0

$f = x_2$

$f = \bar{x}_2$



→ implement logic function using transmission gates.

$$f = \overline{xyz + \bar{z}(x+y)} = \overline{xyz} \cdot \overline{\bar{z}(x+y)} = \overline{xyz} \text{ if } z=1 \\ \overline{\bar{z}(x+y)} \text{ if } z=0$$

