
Processor blesign: consider a set of n-bit registers Ro... Ry, we wish to be able to initialize a register with data, to transfer content from one register to another, to add/subtract



O. mv Rx, Ry // copy Rx =[Ry]

1. mvi Rx #D // initialize a register

2. add Rx, Ry // Rx -[Rx]+[Ry]

3 snb R_x , R_y // $R_x \leftarrow [R_x] - [R_y]$

encoding of instructions (to appear on DIN):

ILXXXXYY

mv=00, mvi=01, ald=10, sub=11

example: to copy the content of R4 into R2:

mv R2, R4 -> 00 010 100

to initialize R3: mvi R3, #7 -> 01011ddd

(A) We assume that after reading the mri code, the processor can Nead #D from DIN mv, mvi, add. sub, etc are called assembly language instructions

=> all processors have a unique assembly language

the encoding of instructions is called the apcode (IIXXXYYY)

=> an assembly tool produces and machine code

Execution of Instructions

-> each instruction appears on DIN, and is stoud into IR.


Call this clock cycle TO. Then in the following clock cycle

the FSM will set the control signals (LRO, ... Sel) as needed

to complete the instruction.

| Ind. | TO | TI | T2 | 73 |
|------|-----|------------------------------------|-------------------------|-----------------------------|
| mv | LIR | Sel=Ry | | |
| mvi | LJR | $LR_X = 1$, Done Sel = DIN | | |
| add | LIR | $LR_{x}=1$, Done $Sel=R_{X}$, | Scl=Ry | Sel=G |
| sub | | $LA = \hat{I}$ Sel = Rx | Add/sub=1, LG Sel=Ry | LRx=1, Done |
| | | LA=1, | Addisas=0, LG | Sel=G $LR_{x}=I$, Dme |

Veriloz code



(Run: starts/stops processor

```
Module processor (DIN, Resetn, Clork, Run, Done);
   input [7:0] DIN
   input Resetn, clock, Run;
    output Done;
    reg [a:1] TD, t-Q;
    parameter To=2'600, 71=2'601, T2=2'610, T3=2'611;
                                  / FSM outputs
1/ 7SM State Table
                                    always@(t_Q, II,XXX, YYY)
  alway @ (t-Q, Run, Done)
    case (t-Q)
                                     case (t_Q)
       TO: if (!Run) T_D=TO;
                                      // Default value
           else T-D=T1;
                                      LRO'=0, LRI=0, --- LA=0,
       71: if (Done) T-D=T0;
                                      LG=0, Done=0, LIR=0;
                                      TO: LIR=1;
           else T_D=T2;
                                      T1: Case (II)
       72: T-D=73;
                                           2600: begm
       73; T-D=T0;
                                                   sel= YYY;
     end case
                                                   LR = XXX
                                                  Done = 1;
 This process or needs to be
                                            2601: begin
enkanced to allow it to
                                                  sel=DIN;
                                 initialization
                                                   LR = XXX;
 automatically rend instructions
                                                  Done=1
 from a memony device, also
  It should be able to rend/write
                                           end case
  data from/ to that memory
                                       72: case(II)
                                    endcase
                               Data-rend
```

