

```
1  module part2(input [8:0]SW, output [8:0]LEDR, output [4:0]LEDG);
2
3      wire [3:0] A, B, S;
4      wire [2:0] C;
5      wire cIN, cOUT;
6
7      assign A = SW[7:4];
8      assign B = SW[3:0];
9      assign cIN = SW[8];
10
11     assign LEDR = SW;
12     assign LEDG[3:0] = S;
13     assign LEDG[4] = cOUT;
14
15     fullAdder FA1(A[0], B[0], cIN, S[0], C[0]);
16     fullAdder FA2(A[1], B[1], C[0], S[1], C[1]);
17     fullAdder FA3(A[2], B[2], C[1], S[2], C[2]);
18     fullAdder FA4(A[3], B[3], C[2], S[3], cOUT);
19
20 endmodule
21
22 module fullAdder(input a, b, cI, output s, cO);
23
24     wire d = a ^ b;
25     assign s = cI ^ d;
26     mux2to1 call(b, cI, d, cO);
27
28 endmodule
29
30 module mux2to1(input x, y, s, output m);
31
32     assign m = (~s & x) | (s & y);
33
34 endmodule
```

