




Transistors in logic gates





two variants (opposites):

1. NMOS : n-channel MOSFET (metal-oxide semiconductor field-effect transistor)
2. PMOS : p-channel MOSFET



$G = 1 (\sim 3V)$ $S \text{ --- } D$
 $G = 0 (0V)$ $S \text{ --- } D$

$G = 0 (Gnd)$ $D \text{ --- } S$
 $G = 1 (V_{DD})$ $D \text{ --- } S$




turning on the NMOS transistor



- $G = 3V$ (logic 1)
- \therefore channel formed to allow connection between S and D.

turning on PMOS transistor




- $G = 0V$ (logic 0)
- $+++$ channel formed to allow connection between D and S.

CMOS — complementary MOS (we always use an equal number of NMOS and PMOS transistors)






Complex CMOS logic gates



V_x	T_P	T_N	V_f
0	on	off	1
1	off	on	0

general structure for logic circuit.

alternative \rightarrow



$V_x = 0V$, NMOS off. V_f pulled to V_{DD} through R .


$R = 10k\Omega$, $V_{DD} = 2.5V$

then $I = \frac{2.5V}{10k\Omega} = 0.25mA$

say 10 million Transistors on a chip. that is $10^7 \times 0.25mA = 2500A$

CMOS NAND gate



$$f = \overline{x_1 x_2} = \overline{x_1} + \overline{x_2}$$



V_{x1}	V_{x2}	T_{P1}	T_{P2}	T_{N1}	T_{N2}	V_f
0	0	on	on	off	off	1
0	1	on	off	off	on	1
1	0	off	on	on	off	1
1	1	off	off	on	on	0



CMOS NOR gate

$$f = \overline{x_1 + x_2} = \overline{x_1} \cdot \overline{x_2}$$



V_{x1}	V_{x2}	T_{P1}	T_{P2}	T_{N1}	T_{N2}	V_f
0	0	on	on	off	off	1
0	1	on	off	off	on	0
1	0	off	on	on	off	0
1	1	off	off	on	on	0

CMOS AND gate



(pull-up network)
PUN

PDN (pulldown network)

→ P-part on top, N-part at the bottom

→ if N-part in series, then P-part must be in parallel
~ ~ ~ parallel, ~ ~ ~ series

→ $\overline{f(x)}$ → represents N-part.


example: $f = \overline{x_1} + \overline{x_2} \cdot \overline{x_3}$

option 1 — draw PUN first
— then PDN

option 2 — draw PDN first
— then PUN

$$f = \overline{x_1} + \overline{x_2} \cdot \overline{x_3} = \overline{x_1} + \overline{x_2 + x_3}$$


$$= \overline{x_1(x_2 + x_3)} \rightarrow \text{draw PDN}$$



example 2 $f = \bar{x}_1(x_2 + x_3)$


option 1 $f = \bar{x}_1(x_2 + x_3)$

- draw PDN first
- then PUN
- add an invert at the end.




Option 2 $f = \bar{x}_1(\bar{x}_2 + \bar{x}_3)$

- draw PUN first
- then PDN
- 2 level logic
- 10 transistors



Option 3

$f = \bar{x}_1(x_2 + x_3) = \bar{x}_1 + \underbrace{(x_2 + x_3)}_{\text{NOR}}$



- 2 level logic
- 8 transistors