


5.5, 7-9, 12 T-flip and counters

Counting in binary


0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
⋮

We want to build a toggle flip-flop (T-flip)


T	Q(t+1)
0	Q(t) (no change, hold old value)
1	$\overline{Q(t)}$ (toggle)




start with a D-flip



or




make a 3-bit up counter out of T-flip



Counting sequence

Q ₂	Q ₁	Q ₀
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

Note: Q₀ toggles at 1/2 clock frequency.
Q₁ toggles at 1/2 of Q₀'s frequency
Q₂ toggles at 1/2 of Q₁'s frequency




Q₀ toggles at the \downarrow of clock

Q₁ toggles at the \downarrow of Q₀

Q₂ toggles at the \downarrow of Q₁

Synchronous up-counter



Clock cycle Count (Q₂ Q₁ Q₀)


0
1
2
3
4
5
6
7
8

0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1
8	0	0	0



Repeats

Timing Diagram of a synchronous up-counter



all Q's change values only at the **Clock** 




→ Add an Enable (E) input to the synchronous up counter



→ Add a parallel load (L_n) input to the synchronous up counter (for convenience, show D-flip in the circuit diagram)



Application of counters



$$(2^{26} - 1) \frac{1}{50 \times 10^6} \approx 1.3 \text{ sec.}$$

this block will be enabled every 1.3 sec.