design a cet that can control on LED (m) from Design enample either of two switches &, y, one of x and y is selected by using a 3rd switch SOP from of m= sxy+sxy+sxy+sxy This cet is called a 2-to-1 multiplexer (MUX) extend it to multibit 2 to-1 mux Verilog 2-to-1 must module mux 2 to 1 (x, y, s, m); input x, y, S; output m; assign $m = (\sim s \, l \, x)$ *! and ~ have the same result. end module Nor* module mux2bit_2til (X, Y, S, M); imput [1:0] X, Y; input s; ontput [1:0] M; assign M[o] = (~S&X[o]) (S&Y[o]);


```
assign M[1] = (~S&×[1]) | (S& Y[1]);
                  end module
 Hierarchical Code (2bit 2-ts-1 mux)
   module mux2bit_2til (X, Y, S, M);
      mont [1:0] X, Y;
      imput s;
                              random name you give
       ontput [1:0] M;
       muxets/ ui (x[o], y[o], s, M[o]);
                                                      [2:0]
       munital 42 (XIIJ, XIIJ, S, MIIJ);
                                                                  \chi_2 \chi_1 \chi_0
   end module
                           single bit
                                                       [0:2]
                                                                  XOXIX2
    module mux 2 to 1 (x, y, s, m);
      support x, y, S;
      output m;
      assign m = (\sim slx)(sly);
    end module not *
                                             create a cet that has mosts
                                              NIX. That represent 2 digit
 7- segment Susplay
                                              number. Display the number
                                              ma7-sig. display
  0: |- 1: |- 2: |- 3: |-
                                            h_0 = \overline{x_1} \overline{x_0} + x_1 \overline{x_1} + x_1 x_0 = \overline{x_1} \overline{x_0} + x_1 = \overline{x_0} + x_1
             ho hi hz hahu ho ho
                                            h_1 = 0
                                            h_2 = \overline{\chi_1} + \chi_0
                                            h_3 = h_0 = \overline{x}_0 + x_1
                                            h_4 = \overline{\chi}_0
                                            h5=x1x0
module seg7 (input x1, x0, output [0:6]H).
                                            h_6 = x_1
     assign H[0] = X1 \ ~XO;
                                            value"1"
     assign HII] = 1'b1;
```

assign
$$H[2] = NX| | X0;$$

assign $H[3] = X| | NX0;$
assign $H[4] = NX0;$
assign $H[5] = NX| | | NX0;$
assign $H[6] = | | | X| | | | |$


end module

FPGA (Fild programmable gated army)



Logic element (LE)

ench LE can store a truth table that represents the logic function that is implemented. If the CE has k inputs, then it can represent any K-imput logic function



=> This is called look up table (LUT)
DE2. 35,000 4-input LUT.

