CONTENTS

C h c	ipter 1		2.8.2	Multiplexer Circuit 60
Introduction 1			2.8.3	Number Display 63
		2.9		ction to CAD Tools 64
1.1	Digital Hardware 2		2.9.1	Design Entry 64
	1.1.1 Standard Chips 4		2.9.2	Logic Synthesis 66
	1.1.2 Programmable Logic Devices 5		2.9.3	Functional Simulation 67
	1.1.3 Custom-Designed Chips 5		2.9.4	Physical Design 67
1.2	The Design Process 6		2.9.5	Timing Simulation 67
1.3	Structure of a Computer 8		2.9.6	Circuit Implementation 68
1.4	Logic Circuit Design in This Book 8	2.10	2.9.7	Complete Design Flow 68
1.5	Digital Representation of Information 11	2.10		ction to Verilog 68
	1.5.1 Binary Numbers 12		2.10.1	Structural Specification of Logic Circuits 70
	1.5.2 Conversion between Decimal and		2.10.2	
	Binary Systems 13		2.10.2	Circuits 72
	1.5.3 ASCII Character Code 14		2.10.3	
	1.5.4 Digital and Analog Information 16		2.10.4	
1.6	Theory and Practice 16	2 11		zation and Karnaugh Maps 78
	Problems 18			y for Minimization 87
	References 19	2.12		Terminology 87
			2.12.2	
Chapter 2		2.13		zation of Product-of-Sums Forms 9
INT	RODUCTION TO LOGIC			letely Specified Functions 94
	CUITS 21		-	e-Output Circuits 96
CIK	CU118 21			ding Remarks 101
2.1	Variables and Functions 22			es of Solved Problems 101
2.2	Inversion 25	2.17	Problen	
2.3	Truth Tables 26			ices 120
2.4	Logic Gates and Networks 27		KCICICI	ices 120
	2.4.1 Analysis of a Logic Network 29	C h a	pter	3
2.5	Boolean Algebra 33		-	
	2.5.1 The Venn Diagram 37			REPRESENTATION AND
		ARI	THME	TIC CIRCUITS 121
			TITIVILL	TIC CIRCUITS 121
	2.5.2 Notation and Terminology 42	2 1		
2.6	2.5.2 Notation and Terminology 422.5.3 Precedence of Operations 43	3.1	Position	nal Number Representation 122
2.6	2.5.2 Notation and Terminology 422.5.3 Precedence of Operations 43Synthesis Using AND, OR, and NOT	3.1	Position 3.1.1	nal Number Representation 122 Unsigned Integers 122
2.6	 2.5.2 Notation and Terminology 42 2.5.3 Precedence of Operations 43 Synthesis Using AND, OR, and NOT Gates 43 	3.1	Position	unal Number Representation 122 Unsigned Integers 122 Octal and Hexadecimal
2.6	 2.5.2 Notation and Terminology 42 2.5.3 Precedence of Operations 43 Synthesis Using AND, OR, and NOT Gates 43 2.6.1 Sum-of-Products and Product-of-Sums 		Position 3.1.1 3.1.2	Unsigned Integers 122 Octal and Hexadecimal Representations 123
	 2.5.2 Notation and Terminology 42 2.5.3 Precedence of Operations 43 Synthesis Using AND, OR, and NOT Gates 43 2.6.1 Sum-of-Products and Product-of-Sums Forms 48 	3.1	Positior 3.1.1 3.1.2 Additio	Unsigned Integers 122 Octal and Hexadecimal Representations 123 n of Unsigned Numbers 125
2.6 2.7 2.8	 2.5.2 Notation and Terminology 42 2.5.3 Precedence of Operations 43 Synthesis Using AND, OR, and NOT Gates 43 2.6.1 Sum-of-Products and Product-of-Sums 		Position 3.1.1 3.1.2	Unsigned Integers 122 Octal and Hexadecimal Representations 123

3.3	Signed	Numbers 132	4.3	Encoders 205
	3.3.1	Negative Numbers 133		4.3.1 Binary Encoders 205
	3.3.2	Addition and Subtraction 135		4.3.2 Priority Encoders 205
	3.3.3	Adder and Subtractor Unit 138	4.4	Code Converters 208
	3.3.4	Radix-Complement Schemes* 139	4.5	Arithmetic Comparison Circuits 208
	3.3.5	Arithmetic Overflow 143	4.6	Verilog for Combinational Circuits 210
	3.3.6	Performance Issues 145	1.0	4.6.1 The Conditional Operator 210
3.4	Fast A	dders 145		4.6.2 The If-Else Statement 212
	3.4.1	Carry-Lookahead Adder 146		4.6.3 The Case Statement 215
3.5		of Arithmetic Circuits Using CAD		4.6.4 The For Loop 221
3.3	Tools	151		4.6.5 Verilog Operators 223
	3.5.1	Design of Arithmetic Circuits Using		4.6.6 The Generate Construct 228
	3.3.1	Schematic Capture 151		4.6.7 Tasks and Functions 229
	3.5.2	Design of Arithmetic Circuits Using	4.7	Concluding Remarks 232
	3.3.2	Verilog 152	4.8	Examples of Solved Problems 233
	3.5.3	Using Vectored Signals 155		Problems 243
	3.5.4	Using a Generic Specification 156		References 246
	3.5.5	Nets and Variables in Verilog 158		
	3.5.6	Arithmetic Assignment Statements 159	Cho	apter 5
	3.5.7	Module Hierarchy in Verilog Code 163		
	3.5.8	Representation of Numbers in Verilog		P-FLOPS, REGISTERS, AND
		Code 166	Co	UNTERS 247
3.6	Multip	lication 167	5.1	Basic Latch 249
	3.6.1	Array Multiplier for Unsigned	5.2	Gated SR Latch 251
		Numbers 167	3.2	5.2.1 Gated SR Latch with NAND Gates 253
	3.6.2	Multiplication of Signed Numbers 169	5.3	Gated D Latch 253
3.7	Other 1	Number Representations 170	5.5	5.3.1 Effects of Propagation Delays 255
	3.7.1	Fixed-Point Numbers 170	5.4	Edge-Triggered D Flip-Flops 256
	3.7.2	Floating-Point Numbers 172	5.1	5.4.1 Master-Slave D Flip-Flop 256
	3.7.3	Binary-Coded-Decimal		5.4.2 Other Types of Edge-Triggered D
		Representation 174		Flip-Flops 258
3.8	Examp	bles of Solved Problems 178		5.4.3 D Flip-Flops with Clear and Preset 260
	-	ms 184		5.4.4 Flip-Flop Timing Parameters 263
		nces 188	5.5	T Flip-Flop 263
	recicie	nees 100	5.6	JK Flip-Flop 264
			5.7	Summary of Terminology 266
C h	a p t e r	4	5.8	Registers 267
	-	TIONAL-CIRCUIT	5.0	5.8.1 Shift Register 267
				5.8.2 Parallel-Access Shift Register 267
DU	ILDIN	LDING BLOCKS 189		Counters 269
4.1	Multin	elexers 190	5.9	5.9.1 Asynchronous Counters 269
	4.1.1	Synthesis of Logic Functions Using		5.9.2 Synchronous Counters 272
		Multiplexers 193		5.9.3 Counters with Parallel Load 276
	4.1.2	Multiplexer Synthesis Using Shannon's	5.10	Reset Synchronization 278
		Expansion 196		Other Types of Counters 280
4.2	Decod		5.11	5.11.1 BCD Counter 280
	4.2.1	Demultiplexers 203		5.11.2 Ring Counter 280
		±		5

CONTENTS XV

	5.11.3	Johnson Counter 283		6.4.4	Alternative Styles of Verilog Code 359
	5.11.4	Remarks on Counter Design 283		6.4.5	Summary of Design Steps When Using
5.12	_	Storage Elements with CAD Tools 284		(1)	CAD Tools 360
	5.12.1	Including Storage Elements in		6.4.6	Specifying the State Assignment in
	5 10 0	Schematics 284		(17	Verilog Code 361
	5.12.2	Using Verilog Constructs for Storage		6.4.7	Specification of Mealy FSMs Using Verilog 363
	5 10 2	Elements 285	6.5	C: -1	
	5.12.3	Blocking and Non-Blocking	6.5		Adder Example 363
	5 10 4	Assignments 288		6.5.1	Mealy-Type FSM for Serial Adder 364
	5.12.4	Non-Blocking Assignments for Combinational Circuits 293		6.5.2	Moore-Type FSM for Serial Adder 367
	5.12.5	Flip-Flops with Clear Capability 293	6.6	6.5.3	Verilog Code for the Serial Adder 370 Minimization 372
5 12		Verilog Constructs for Registers and	0.0		
3.13	_	rs 295		6.6.1	Partitioning Minimization Procedure 374
	5.13.1			6.6.2	Incompletely Specified FSMs 381
	3.13.1	Flip-Flops and Registers with Enable Inputs 300	6.7		of a Counter Using the Sequential
	5.13.2	Shift Registers with Enable Inputs 302	0.7	_	Approach 383
5 14		Example 302		6.7.1	State Diagram and State Table for a
J.1 4	5.14.1	Reaction Timer 302		0.7.1	Modulo-8 Counter 383
	5.14.2	Register Transfer Level (RTL) Code 309		6.7.2	State Assignment 384
5 15		Analysis of Flip-flop Circuits 310		6.7.3	Implementation Using D-Type
3.13	5.15.1	Timing Analysis with Clock Skew 312		0.7.5	Flip-Flops 385
5 16		ding Remarks 314		6.7.4	Implementation Using JK-Type
		les of Solved Problems 315		0.,	Flip-Flops 386
5.17	-	ns 321		6.7.5	Example—A Different Counter 390
			6.8	FSM a	s an Arbiter Circuit 393
	Referei	nces 329	6.9		is of Synchronous Sequential
		_		Circuit	
	pter		6.10		thmic State Machine (ASM)
Syn	CHRO	NOUS SEQUENTIAL		Charts	
CIR	CUITS	331	6.11		l Model for Sequential Circuits 405
					iding Remarks 407
6.1		Design Steps 333			olles of Solved Problems 407
	6.1.1	State Diagram 333	0.13	-	ms 416
	6.1.2	State Table 335			nces 420
	6.1.3	State Assignment 336 Chains of Elin Flore and Desiration of		Kelele	nces 420
	6.1.4	Choice of Flip-Flops and Derivation of			_
	6.1.5	Next-State and Output Expressions 337 Timing Diagram 339		pter	
	6.1.6	Summary of Design Steps 340	Dig	ITAL	System Design 421
6.2		assignment Problem 344	7.1	D 0	
0.2	6.2.1	One-Hot Encoding 347	7.1		ructure 422
6.3				7.1.1	Using Tri-State Drivers to Implement a
	Mealy State Model 349			712	Bus 422
6.4	Design of Finite State Machines Using CAD			7.1.2	Using Multiplexers to Implement a
	Tools	354 Navilag Code for Moore Type ESMs 255		7.1.3	Bus 424 Verilog Code for Specification of Bus
	6.4.1	Verilog Code for Moore-Type FSMs 355		1.1.3	Structures 426
	6.4.2	Synthesis of Verilog Code 356 Simulating and Testing the Circuit 358	7.2	Simple	e Processor 429
	6.4.3	Simulating and results the Circuit 338	1.4	Smilhic	11000301 742

7.3 7.4 7.5 7.6 7.7 7.8	A Bit-Counting Circuit 441 Shift-and-Add Multiplier 446 Divider 455 Arithmetic Mean 466 Sort Operation 470 Clock Synchronization and Timing Issues 478 7.8.1 Clock Distribution 478 7.8.2 Flip-Flop Timing Parameters 481 7.8.3 Asynchronous Inputs to Flip-Flops 482 7.8.4 Switch Debouncing 483	9.3 9.4 9.5	Synthesis of Asynchronous Circuits 564 State Reduction 577 State Assignment 592 9.5.1 Transition Diagram 595 9.5.2 Exploiting Unspecified Next-State Entries 598 9.5.3 State Assignment Using Additional State Variables 602 9.5.4 One-Hot State Assignment 607 Hazards 608 9.6.1 Static Hazards 609 9.6.2 Dynamic Hazards 613
7.9	Concluding Remarks 485 Problems 485 References 489	9.7 9.8	9.6.3 Significance of Hazards 614 A Complete Design Example 616 9.7.1 The Vending-Machine Controller 616 Concluding Remarks 621
	apter 8	9.9	Examples of Solved Problems 623
	FIMIZED IMPLEMENTATION OF GIC FUNCTIONS 491		Problems 631
LU	GIC FUNCTIONS 491		References 635
8.1	Multilevel Synthesis 492 8.1.1 Factoring 493 8.1.2 Functional Decomposition 496 8.1.3 Multilevel NAND and NOR		apter 10 MPUTER AIDED DESIGN DLS 637
8.2	Circuits 502 Analysis of Multilevel Circuits 504	10.1	Synthesis 638
8.3	Alternative Representations of Logic Functions 510 8.3.1 Cubical Representation 510 8.3.2 Binary Decision Diagrams 514	10.2	10.1.1 Netlist Generation 638 10.1.2 Gate Optimization 638 10.1.3 Technology Mapping 640 Physical Design 644 10.2.1 Placement 646
8.4	Optimization Techniques Based on Cubical Representation 520 8.4.1 A Tabular Method for Minimization 521 8.4.2 A Cubical Technique for Minimization 529	10.3	10.2.1 Placement 646 10.2.2 Routing 647 10.2.3 Static Timing Analysis 648 Concluding Remarks 650 References 651
	8.4.3 Practical Considerations 536	Cha	apter 11
8.5	Concluding Remarks 537		eting of Logic Circuits 653
8.6	Examples of Solved Problems 537 Problems 546 References 549		Fault Model 654 11.1.1 Stuck-at Model 654 11.1.2 Single and Multiple Faults 655
Chapter 9			11.1.3 CMOS Circuits 655
	NCHRONOUS SEQUENTIAL CUITS 551		Complexity of a Test Set 655 Path Sensitizing 657 11.3.1 Detection of a Specific Fault 659
9.1 9.2	Asynchronous Behavior 552 Analysis of Asynchronous Circuits 556		Circuits with Tree Structure 661 Random Tests 662

CONTENTS xvii

11.6	Testing of Sequential Circuits 665 11.6.1 Design for Testability 665	A.14	Sequential Circuits 716 A.14.1 A Gated D Latch 717
11.7	Built-in Self-Test 669		A.14.2 D Flip-Flop 717
	11.7.1 Built-in Logic Block Observer 673		A.14.3 Flip-Flops with Reset 718
	11.7.2 Signature Analysis 675		A.14.4 Registers 718
	11.7.3 Boundary Scan 676		A.14.5 Shift Registers 720
11.8	Printed Circuit Boards 676		A.14.6 Counters 721
	11.8.1 Testing of PCBs 678		A.14.7 An Example of a Sequential Circuit 722
	11.8.2 Instrumentation 679		A.14.8 Moore-Type Finite State Machines 723
11.9	Concluding Remarks 680		A.14.9 Mealy-Type Finite State Machines 724
	Problems 680	A.15	Guidelines for Writing Verilog Code 725
	References 683	A.16	Concluding Remarks 731
			References 731
	pendix A		
VER	RILOG REFERENCE 685		pendix B PLEMENTATION
A.1	Documentation in Verilog Code 686		CHNOLOGY 733
A.2	White Space 686	1120	733
A.3	Signals in Verilog Code 686	B.1	Transistor Switches 734
A.4	Identifier Names 687	B.2	
A.5	Signal Values, Numbers, and Parameters 687	B.3	CMOS Logic Gates 739
	A.5.1 Parameters 688	2.0	B.3.1 Speed of Logic Gate Circuits 746
A.6	Net and Variable Types 688	B.4	Negative Logic System 747
	A.6.1 Nets 688	B.5	Standard Chips 749
	A.6.2 Variables 689		B.5.1 7400-Series Standard Chips 749
	A.6.3 Memories 690	B.6	Programmable Logic Devices 753
A.7	Operators 690		B.6.1 Programmable Logic Array (PLA) 754
A.8	Verilog Module 692		B.6.2 Programmable Array Logic (PAL) 757
A.9	Gate Instantiations 694		B.6.3 Programming of PLAs and PALs 759
A.10	Concurrent Statements 696		B.6.4 Complex Programmable Logic Devices
	A.10.1 Continuous Assignments 696		(CPLDs) 761
	A.10.2 Using Parameters 697		B.6.5 Field-Programmable Gate Arrays 764
A.11	Procedural Statements 698	B.7	Custom Chips, Standard Cells, and Gate
	A.11.1 Always and Initial Blocks 698		Arrays 769
	A.11.2 The If-Else Statement 700	B.8	Practical Aspects 771
	A.11.3 Statement Ordering 701		B.8.1 MOSFET Fabrication and Behavior 771
	A.11.4 The Case Statement 702		B.8.2 MOSFET On-Resistance 775
	A.11.5 Casez and Casex Statements 703		B.8.3 Voltage Levels in Logic Gates 776
	A.11.6 Loop Statements 704		B.8.4 Noise Margin 778
	A.11.7 Blocking versus Non-blocking Assignments for Combinational		B.8.5 Dynamic Operation of Logic Gates 779
	Circuits 708		B.8.6 Power Dissipation in Logic Gates 782
Д 12	Using Subcircuits 709		B.8.7 Passing 1s and 0s Through Transistor Switches 784
Δ,12	A.12.1 Subcircuit Parameters 710		B.8.8 Transmission Gates 786
	A.12.1 Subclicult Farameters 710 A.12.2 The Generate Capability 712		B.8.9 Fan-in and Fan-out in Logic Gates 788
A.13	Functions and Tasks 713		B.8.10 Tri-state Drivers 792
. 1.13	I dilettollo uliu Tuoko /10		D.0.10 111 5tate D111015 172

xviii Contents

B.9	Static Random Access Memory (SRAM) 794	B.12 Examples of Solved Problems	807	
	B.9.1 SRAM Blocks in PLDs 797	Problems 814		
B.10	Implementation Details for SPLDs, CPLDs,	References 823		
and FPGAs 797		Answers 825		
	B.10.1 Implementation in FPGAs 804	TRISWERS 025		
B.11	Concluding Remarks 806	INDEX 839		