


Processor Design: consider a set of n -bit registers $R_0 \dots R_7$.
 We wish to be able to initialize a register with data,
 to transfer content from one register to another, to add/subtract
 contents of registers.

example
 $n=8$



We need to provide an instruction
 that tells the Processor (FSM) what
 operation it should execute at any given
 time. To use IR to hold instructions.

IR

0. $mv\ R_x, R_y$ // copy $R_x \leftarrow [R_y]$
1. $mvi\ R_x\ \#D$ // initialize a register
2. $add\ R_x, R_y$ // $R_x \leftarrow [R_x] + [R_y]$
3. $sub\ R_x, R_y$ // $R_x \leftarrow [R_x] - [R_y]$

encoding of instructions
 (to appear on DIN):

II XXX YYY

$mv=00, mvi=01, add=10, sub=11$

example: to copy the content of R_4 into R_2 :

$mv\ R_2, R_4 \rightarrow 00\ 010\ 100$

to initialize R_3 : $mvi\ R_3, \#7 \rightarrow 01011\ ddd$
 $\rightarrow 00000111$ (*)

(*) we assume that after reading the mvi code, the processor can
 read $\#D$ from DIN


mv, mvi, add, sub, etc are called assembly language instructions
 ⇒ all processors have a unique assembly language
 the encoding of instructions is called the **opcode** (IIxxxyyy)
 ⇒ an assembly tool produces **Opcode** and **machine code**

Execution of Instructions

→ each instruction appears on **DIN**, and is stored into IR.
 Call this clock cycle $T\phi$. Then in the following clock cycle
 the FSM will set the control signals (**LR ϕ** , ... **Sel**) as needed
 to complete the instruction.

<u>Inst.</u>	<u>$T\phi$</u>	<u>$T1$</u>	<u>$T2$</u>	<u>$T3$</u>
mv	LIR	Sel = Ry LRx = 1, Done		
mvi	LIR	Sel = DIN LRx = 1, Done		
add	LIR	Sel = Rx, LA = 1	Sel = Ry Add/sub = 1, LG	Sel = G LRx = 1, Done
sub	LIR	Sel = Rx, LA = 1,	Sel = Ry Add/sub = 0, LG	Sel = G LRx = 1, Done

Verilog code



@Run = starts/stops
 processor

```

module processor(DIN, Resetn, Clock, Run, Done);
    input [7:0] DIN;
    input Resetn, Clock, Run;
    output Done;
    reg [2:1] T-D, t-Q;
    parameter T0=2'b00, T1=2'b01, T2=2'b10, T3=2'b11;
    :

```

// FSM State Table

```

always @ (t-Q, Run, Done)
    case(t-Q)
        T0: if(!Run) T-D=T0;
            else T-D=T1;
        T1: if(Done) T-D=T0;
            else T-D=T2;
        T2: T-D=T3;
        T3: T-D=T0;
    end case

```

This processor needs to be enhanced to allow it to automatically read instructions from a memory device, also it should be able to read/write data from/to that memory

// FSM outputs

```

always @ (t-Q, II, xxx, YYY)

```

```

    case(t-Q)

```

// default values

```

        LRO=0, LRI=0, ... LA=0,
        LG=0, Done=0, LIR=0;

```

```

        T0: LIR=1;

```

```

        T1: case(II)

```

```

            2'b00: begin

```

```

                sel=YYY;

```

```

                LR=XXX;

```

```

                Done=1;

```

```

            end

```

```

            2'b01: begin

```

```

                sel=DIN;

```

```

                LR=XXX;

```

```

                Done=1

```

```

            end

```

```

        :
        end case

```

```

        T2: case(II)

```

```

            etc. ...

```

```


        end case

```

copy Rx ← [Ry]

initialization





⊛ the PC is normally incremented at the end of each instruction, so that the next inst. can be read from memory. Also PC can be loaded from the **buswires** to perform a branch (loop) to an arbitrary address.