


Recall adding two bits.

x	y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$\begin{smallmatrix} x \\ + y \\ \hline \end{smallmatrix}$	$\begin{smallmatrix} 0 \\ + 0 \\ \hline \end{smallmatrix}$	$\begin{smallmatrix} 0 \\ + 1 \\ \hline \end{smallmatrix}$	$\begin{smallmatrix} 1 \\ + 0 \\ \hline \end{smallmatrix}$	$\begin{smallmatrix} 1 \\ + 1 \\ \hline \end{smallmatrix}$
C S	0 0	0 1	0 1	1 0

$$C = xy$$

$$S = \bar{x}y + x\bar{y} = x \oplus y$$



3-input XOR

x	y	z	XOR
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$$= x \oplus y \oplus z$$

$$= (x \oplus y) \oplus z$$

$$= x \oplus (y \oplus z)$$

associative



(Output = 1 when there is odd numbers of 1 on the inputs)



extend to adding multi-bit #s. $A = a_2 a_1 a_0$ and $B = b_2 b_1 b_0$

eg. $A = 010$ add to $B = 111$

	1	1	0	0
A	0	1	0	
B +	1	1	1	
	1	0	0	1

	C_2	C_1	C_0
	a_2	a_1	a_0
+	b_2	b_1	b_0
	C_3	S_2	S_1

C_i	b_i	a_i	C_{i+1}	S_i
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
→ 0	1	1	1	0
→ 1	0	0	0	1
→ 1	0	1	1	0
→ 1	1	0	1	0
→ 1	1	1	1	1



C_{i+1}	C_i
a_i	
+) b_i	
S_i	

Logic expression for outputs.

$$S_i = a_i \oplus b_i \oplus C_i$$

$$C_{i+1} = \bar{C}_i b_i a_i + C_i \bar{b}_i a_i + C_i b_i \bar{a}_i + C_i b_i a_i$$

$$= b_i a_i + C_i a_i + C_i b_i$$



```

module FA (input a, b, Cin, output S, Cout);
    assign S = a ^ b ^ Cin;
    assign Cout = (a & b) | (a & Cin) | (b & Cin);
end module

```

FA in Verilog.

```

module adder (A, B, Cin, S, Cout);
    input [2:0] A, B;
    input Cin;
    output [2:0] S;
    output Cout;
    wire c1, c2;
    FA Bit0 (A[0], B[0], Cin, S[0], c1);
    FA Bit1 (A[1], B[1], c1, S[1], c2);
    FA Bit2 (A[2], B[2], c2, S[2], Cout);
end module

```

