




Pros: facter plan-in Cons: large number of inputs to the gates.

Option! Combination of lookakend and carry-ripple




Option2 Hierachical lookakend





builda &-bit adoler.



a: What is the worst case delay through the 8-14 adder. (C3)?

A: Case 1 for any one of ai = bi in block ()

delays in Ca doesn't get through to Co.

Seg 5-1-delays in total

Case for all lithi, (1,0) or (0,1) in block (1)

