
7.2 Prousson Design

Consider a set of n-bit registers Ro, ... Ro, we wish to be able to initialize a register with data, to transfer content from one register to another register, and to add/sub contents of registers



- the processor needs instructions to know what to do at any given time, we use instruction register (IR) to hold instructions.

Code Operation

OO $mv R_x$, R_y / $Copy R_x \leftarrow [R_y]$ OI $mvi R_x$, #D / $Initialize R_x$ with some data

I U add R_x , R_y / $R_x \leftarrow [R_x] + [R_y]$ I I Sub R_x , R_y / $R_x \leftarrow [R_x] - [R_y]$ OO $\rightarrow mv$

eg. to copy content of R_4 in R_2 = $mv R_2$, R_4 => 00 010/00 $mv R_2$ R_4 to initialize R_3 = $mvi R_3$, #7 => 01011ddd > 00000111 = #7

here we are assuming Late on DIN next will be taken as #7.


=> mv, mvi, add, sub are called assembly language instructions
the encoding of instructions is called Opcode IIXXXYYY


=> cm assembly tool processes Opcode and procluces machine code

Execution of instructions each instruction appears on DIN, and is stored in IR. Then in the following clock cycles the FSM will set the signals (sel, LRD, LRI, -- 14) to complete the instruction.

```
In Truction
            TØ
                   \mathcal{I}I
                                                   73
                                  T2
             LIR
                   Sel=Ru
    mV
                   LRX=1, Done
                   Sel=DIN
    mvi
             LIR
                   LRx=/, Done
    add
                                Sel=Ry
            LIR
                 Sel=Rx
                                                 Sel=G
                   LA=1
                                Adds = 1, LG=1 LR=1, Done
                   Sel=Rx
                                Sel=Ry
                                               Sel=G
    sab
            LIR
                   LA=1
                               Adds =0, LG=1 LRx=1, Done
  start/stop for the processor
                                       Combination
                                       logic
                                                      sel
                                           B
                                                     > Done
                         75M
module simple-processor (DIN, Resetn, Clock, Run, Done);
```

```
input IT: 0] DIN;
 input Resetts, Clock, Run;
 output Done;
 reg [2:1] T.D, t.Q;
 parameter TØ=2'600, T1=2'601, T2=2'610, T3=2'611;
1/ FSM state transition
                              / ta is current state, to is next state
  always@(t.O, Run, Done)
    case (t-a)
      TO : if (!Run) T-D=TO;
           else T-D=TI;
      TI. if (Done) T_D=TØ,
           else T-D=T2;
      T2 : T-D=T3;
      T3: T_D = T\phi
    endease
```





* PC - program counter is mornally incremented at the end of each instruction, so that the next instruction can be read from memory. Pc can also be loaded from the bus wires to perform a branch (loop) to an arbitrary address.