

Laboratory Exercise 4 – ECE241 Fall 2013

Latches, Flip-flops, and Registers

The purpose of this exercise is to investigate latches, flip-flops, and registers.

Preparation

You are required to do **step 1 of Part I**. You are also required to **write and simulate Verilog code for Parts II and III**. For marking by the teaching assistants, you will need to bring with you (pasted into your lab book), your **schematic for Part I**, your **schematic for Part II**, and your **Verilog code and simulation output for Parts II and III**. Please comment your simulation output by pointing out (on the timing diagram) what is being tested as the simulation proceeds.

In-lab Work

You are required to implement and test all of Parts I to III of the lab and demonstrate them to the teaching assistant.

Part I

Figure 1 shows the circuit for a gated D latch. In this part, you will build the gated D latch using the 7400 chips (as in Lab 1) and the protoboard (breadboard). Refer back to the Lab 1 handout for the specifications of the 7400 chips.




Figure 1. Circuit for a gated D latch.

Perform the following steps:

1. In your lab book, draw a schematic of the gated D latch using interconnected 7400-series chips. Don't forget to hook up the power and ground!
2. Build the gated D latch using the chips and protoboard. Use switches to control the clock and D input. Use lights to make Qa and Qb visible.
3. Study the behaviour of the latch for different D and clock settings.
4. Demonstrate your latch implementation to the TA.

Part II

Figure 2 shows a positive-edge-triggered flip-flop with several multiplexers. In this part of the lab, you will use eight instances of the circuit in Figure 2 to design a left/right 8-bit rotating register with parallel load. The *LoadLeft* input of all eight instances of the circuit in Figure 2 should be tied to a single rotating register input *RotateRight*. The *loadn* input of all eight instances should be tied to a single rotating register input *ParallelLoadn*. The *clock* input of all eight instances should be tied to a single rotating register input *clock*. Create an 8-bit-wide rotating register input *DATA_IN*, whose individual wires $DATA_IN_7 \dots DATA_IN_0$ are tied to the *D* input of each instance of the circuit in Figure 2. Likewise, create an 8-bit-wide rotating register output *Q*, whose individual wires $Q_7 \dots Q_0$ are tied to the *Q* output of each instance of the circuit in Figure 2.

The remaining connections between the eight instances of the circuit in Figure 2 should realize the following behaviour. When *ParallelLoadn* is a logic-0, the value on *DATA_IN* is stored in the flip-flops on the next positive clock edge (i.e. parallel load behaviour).

When *ParallelLoadn* is a logic-1 and *RotateRight* is a logic-1, the bits of the register rotate to the right on each positive clock edge (notice the bits rotate to the right with wrap around):

$Q_7 Q_6 Q_5 Q_4 Q_3 Q_2 Q_1 Q_0$
 $Q_0 Q_7 Q_6 Q_5 Q_4 Q_3 Q_2 Q_1$
 $Q_1 Q_0 Q_7 Q_6 Q_5 Q_4 Q_3 Q_2$
 \dots

When *ParallelLoadn* is a logic-1 and *RotateRight* is a logic-0, the bits of the register rotate to the left on each positive clock edge:

$Q_7 Q_6 Q_5 Q_4 Q_3 Q_2 Q_1 Q_0$
 $Q_6 Q_5 Q_4 Q_3 Q_2 Q_1 Q_0 Q_7$
 $Q_5 Q_4 Q_3 Q_2 Q_1 Q_0 Q_7 Q_6$
 \dots




Figure 2. Sub-circuit for Part II.




Figure 3. Overall circuit for Part II.

Figure 3 shows the inputs and outputs of the overall left/right rotating register circuit with parallel load, which will contain eight instances of the circuit in Figure 2.

Do the following steps:

1. Draw a schematic for the 8-bit rotating register with parallel load. Your schematic should contain eight instances of the circuit in Figure 2. Paste the schematic into your lab book. Label the signals on your schematic.
2. Create a new Quartus II project.
3. Write a Verilog module for the circuit in Figure 2.
4. Write a Verilog module for the rotating register with parallel load that instantiates eight instances of your Verilog module for Figure 2. This Verilog module should match with the schematic in your lab book. Use SW_{7-0} as the inputs $DATA_IN_{7-0}$. Use SW_8 as the *RotateRight* input and SW_9 as the *ParallelLoadn* input. Use KEY_0 as the clock. The outputs Q should be displayed on the red LEDs ($LEDR_{7-0}$).
5. Include the Verilog code in your project.
6. Compile your Verilog code and simulate the design with QSim. In your simulation, you should use the parallel load to initialize the rotating register to 0x5E (hexadecimal) at the start of the simulation. Then, clock the register for several cycles to demonstrate rotation in the left and right directions.
7. Download your circuit into the Cyclone II FPGA on the DE2 board.

8. Test the functionality of your rotating register.

Note: if you run into bounce problems with KEY_0 for your clock you are welcome to try using any of the keys. Although the DE2 keys/switches are supposed to be debounced, as mechanical switches, a single push/toggle may cause multiple high-frequency toggles (making it difficult to create “clean” clock edges).

Part III

You will use the ALU you designed in Part IV of Lab 3 to build the circuit shown below in Figure 7. The circuit contains an 8-bit register that drives the B input of the ALU. Design your register with an active-low asynchronous reset. Observe that at each positive clock edge, the data on the ALU output is stored in the register, and as such, it becomes an operand in the next computation. This circuit can do a variety of computations, based on the “instruction” appearing on the 3-bit-wide $OPCODE$ input, and where the result of a computation is stored in memory (the 8-bit register).




Figure 4. Circuit for Part III.

We wish to display the hexadecimal value of the 8-bit number B_IN on the two 7-segment displays, $HEX1 - 0$. Likewise, we wish to display the hexadecimal value of the 8-bit number $DATA$ on the two 7-segment displays, $HEX3 - 2$. You will need to design a 7-segment decoder that displays the correct hexadecimal digit for a 4-bit binary input. Your design will instantiate four instances of your decoder.

Use KEY_0 for the clock input. Use SW_{11} for the reset input. Use SW_{7-0} for the $DATA$ input. Use SW_{10-8} for the $OPCODE$ input.

1. Create a new Quartus II project which will be used to implement the desired circuit on the Altera DE2 board.
2. Write a Verilog module that provides the necessary functionality.
3. Include the Verilog file in your project and compile the circuit.
4. Simulate the circuit with QSim for a few cycles to ensure your circuit is working properly. You should use the reset input to clear the register to $0x00$ (hexadecimal) at the beginning of the simulation.
5. Assign the pins on the FPGA to connect to the switches and 7-segment displays, as indicated in the User Manual for the DE2 board.
6. Recompile the circuit and download it into the FPGA chip.
7. Test the functionality of your design by toggling the switches, keys, and observing the output displays.