-Sep O (n (n sy ov what is sep ov ov what is sep over the	Diverview of the course: topics covered, mark breakdown midterm test, labs, final exam), quick overview of digital systems, and Moore's law, examples of digital systems, overview of how the lab exercises are organized (students work in groups of two), marks assigned for preparation and ab performance); binary numbers, hex numbers ansistors as simple on-off switches; introduction to logic expressions; AND, OR, NOT circuits built using switches; aND, OR, NOT gate symbols; truth tables; simple example of logic circuit with AND, OR, NOT gates  Boolean algebra: duality, axioms, rules, identities; proof of dentities using perfect induction (i.e., truth tables); algebraic manipulation of Boolean expressions; timing diagrams; Venn Diagrams and their use to prove some identities  Simple synthesis of logic circuits; sum-of-products (SOP) form; maxterms; canonical SOP; product-of-sums form (POS); maxterms; canonical POS; examples of algebraic manipulation; example logic functions: 2-to-1 multiplexer, XOR gate, full-adder, ripple arry adder, 7-seg; NAND and NOR logic networks; convert SOP to NAND-NAND, POS to NOR-NOR. Intro to Lab 1  Verilog introduction, including hierarchy  Introduction to Field Programmable Gate Arrays (FPGAs), lookup ables; Introduction to CAD tools	B.5 2.7, 3.2 2.10, Appx A	Lab 1: Building Simple Logic Functions with 7400-series Chips  Lab tutorial: read on your own time the tutorial: Quartus II Introduction (you must at least do the version that uses Verilog and can consider also doing the Schematic design version).  Download tutorials from the Digital Logic section of http://www.altera.com/education/univ; perform tutorial steps outside of the lab using simulation only
Sep Tracex Al of Side mm Di Si mm M S-Sep E. Care No.	midterm test, labs, final exam), quick overview of digital systems and Moore's law, examples of digital systems, overview of how the lab exercises are organized (students vork in groups of two), marks assigned for preparation and ab performance); binary numbers, hex numbers ransistors as simple on-off switches; introduction to logic expressions; AND, OR, NOT circuits built using switches; AND, OR, NOT gate symbols; truth tables; simple example of logic circuit with AND, OR, NOT gates  Boolean algebra: duality, axioms, rules, identities; proof of dentities using perfect induction (i.e., truth tables); algebraic manipulation of Boolean expressions; timing diagrams; Venn Diagrams and their use to prove some identities  Simple synthesis of logic circuits; sum-of-products (SOP) form; ninterms; canonical SOP; product-of-sums form (POS); maxterms; canonical POS; examples of algebraic manipulation; example logic functions: 2-to-1 multiplexer, XOR gate, full-adder, ripple larry adder, 7-seg; NAND and NOR logic networks; convert SOP to NAND-NAND, POS to NOR-NOR. Intro to Lab 1  Verilog introduction, including hierarchy	2.1 - 2.4  2.5  2.6  B.5  2.7, 3.2  2.10, Appx A	Lab tutorial: read on your own time the tutorial: Quartus II Introduction (you must at least do the version that uses Verilog and can consider also doing the Schematic design version). Download tutorials from the Digital Logic section of http://www.altera.com/education/univ; perform tutorial steps
ex Al of Be idi m Di Si m m m S-Sep E: ca N/	expressions; AND, OR, NOT circuits built using switches; AND, OR, NOT gate symbols; truth tables; simple example of logic circuit with AND, OR, NOT gates  Boolean algebra: duality, axioms, rules, identities; proof of dentities using perfect induction (i.e., truth tables); algebraic manipulation of Boolean expressions; timing diagrams; Venn Diagrams and their use to prove some identities Simple synthesis of logic circuits; sum-of-products (SOP) form; minterms; canonical SOP; product-of-sums form (POS); maxterms; canonical POS; examples of algebraic manipulation; Example logic functions: 2-to-1 multiplexer, XOR gate, full-adder, ripple arry adder, 7-seg; NAND and NOR logic networks; convert SOP to NAND-NAND, POS to NOR-NOR. Intro to Lab 1  Verilog introduction, including hierarchy  Introduction to Field Programmable Gate Arrays (FPGAs), lookup	2.5 2.6 B.5 2.7, 3.2 2.10, Appx A	Lab tutorial: read on your own time the tutorial: Quartus II Introduction (you must at least do the version that uses Verilog and can consider also doing the Schematic design version). Download tutorials from the Digital Logic section of http://www.altera.com/education/univ; perform tutorial steps
Al of of Bridge	AND, OR, NOT gate symbols; truth tables; simple example of logic circuit with AND, OR, NOT gates  30olean algebra: duality, axioms, rules, identities; proof of dentities using perfect induction (i.e., truth tables); algebraic manipulation of Boolean expressions; timing diagrams; Venn Diagrams and their use to prove some identities  Simple synthesis of logic circuits; sum-of-products (SOP) form; ininterms; canonical SOP; product-of-sums form (POS); maxterms; canonical POS; examples of algebraic manipulation;  Example logic functions: 2-to-1 multiplexer, XOR gate, full-adder, ripple arry adder, 7-seg; NAND and NOR logic networks; convert SOP to NAND-NAND, POS to NOR-NOR. Intro to Lab 1  Verilog introduction, including hierarchy  Introduction to Field Programmable Gate Arrays (FPGAs), lookup	2.6 B.5 2.7, 3.2 2.10, Appx A	Lab tutorial: read on your own time the tutorial: Quartus II Introduction (you must at least do the version that uses Verilog and can consider also doing the Schematic design version). Download tutorials from the Digital Logic section of http://www.altera.com/education/univ; perform tutorial steps
idi m Di Si m m m 8-Sep E: Ca N/	dentities using perfect induction (i.e., truth tables); algebraic manipulation of Boolean expressions; timing diagrams; Venn Diagrams and their use to prove some identities Simple synthesis of logic circuits; sum-of-products (SOP) form; ninterms; canonical SOP; product-of-sums form (POS); naxterms; canonical POS; examples of algebraic manipulation; Example logic functions: 2-to-1 multiplexer, XOR gate, full-adder, ripple arry adder, 7-seg; NAND and NOR logic networks; convert SOP to NAND-NAND, POS to NOR-NOR. Intro to Lab 1  Verilog introduction, including hierarchy  Introduction to Field Programmable Gate Arrays (FPGAs), lookup	2.6 B.5 2.7, 3.2 2.10, Appx A	Lab tutorial: read on your own time the tutorial: Quartus II Introduction (you must at least do the version that uses Verilo, and can consider also doing the Schematic design version). Download tutorials from the Digital Logic section of http://www.altera.com/education/univ; perform tutorial steps
Si m m m S-Sep E: Ca N/V 6	Simple synthesis of logic circuits; sum-of-products (SOP) form; ninterms; canonical SOP; product-of-sums form (POS); maxterms; canonical POS; examples of algebraic manipulation; example logic functions: 2-to-1 multiplexer, XOR gate, full-adder, ripple earry adder, 7-seg; NAND and NOR logic networks; convert SOP to NAND-NAND, POS to NOR-NOR. Intro to Lab 1  /erilog introduction, including hierarchy	B.5 2.7, 3.2 2.10, Appx A	Lab tutorial: read on your own time the tutorial: Quartus II Introduction (you must at least do the version that uses Verilo, and can consider also doing the Schematic design version). Download tutorials from the Digital Logic section of http://www.altera.com/education/univ; perform tutorial steps
Ve No No No No No No No No No No No No No	carry adder, 7-seg; NAND and NOR logic networks; convert SOP to NAND-NAND, POS to NOR-NOR. Intro to Lab 1  /erilog introduction, including hierarchy  Introduction to Field Programmable Gate Arrays (FPGAs), lookup	B.5 2.7, 3.2 2.10, Appx A	Lab tutorial: read on your own time the tutorial: Quartus II Introduction (you must at least do the version that uses Verilo, and can consider also doing the Schematic design version). Download tutorials from the Digital Logic section of http://www.altera.com/education/univ; perform tutorial steps
3-Sep In ta	ntroduction to Field Programmable Gate Arrays (FPGAs), lookup		Introduction (you must at least do the version that uses Verilog and can consider also doing the Schematic design version). Download tutorials from the Digital Logic section of http://www.altera.com/education/univ; perform tutorial steps
ta			
	ables: Introduction to CAD tools	B.6.5, 2.9	, , , , , , , , , , , , , , , , , , ,
pr int M	ntroduction to cost of a logic circuit; terminology: implicant, orime implicant (PI), essential PI, cover, minimum-cost cover; introduction to K-maps (2, 3, 4 variables)  More examples of K-maps use, incl as a guide to algebraic manipulation	2.11 - 2.14	Lab 2: Lights, Switches, and Multiplexers
	i-variable K-maps; don't cares, examples, incl 7-seg with DC		
St		2.8.3, 5.1 - 5.4	Lab 3: Numbers and Displays
Oct F	Flip-flop reset/preset; registers; shift registers; parallel load /erilog code for synchronous circuits (unblocked assignments) Spare lecture for midterm review	5.5, 5.7, 5.8 5.12	Lab 4: Latches, Flip-flops, and Registers
4-Oct Co	Counters; ripple and synchronous counters; Verilog for counters	5.9, 5.10, 5.13	
Si	Signed numbers; 2's complement; adders/subtractors	3.3	Midterm week. No lab
	/erilog code for arithmetic circuits		
	Carry lookahead, multipliers  Combinational circuits: implementing logic functions using only	3.4, 3.6 4.1 - 4.3	Lab 5: Counters and Clocks
m	nultiplexers		
	Decoders, other combinational circuits; Verilog code	4.4 - 4.6 6.1	
FS Ve	FSM state assignment, binary encoding /erilog code for FSMs		<sup>5</sup> Lab 6: Adders, Subtractors, and Multipliers
-Nov	FSM timing issues (Moore vs Mealy models)		
	RAM and ROM, including FPGA embedded memory Discussion of optional course project, incl VGA and videos	6.3, B.9	Lab 7: Finite State Machines
-Nov [	Design example: intro to processors	7.1 – 7.2	
Ti	Firming analysis of circuits: maximum clock frequency, hold time	7.8	Project 1
	Clock skew, clock synchronization, switch debouncing	7.8 cont.	
Ві	Fransistors: S, G, D  Building logic gates: NMOS, PMOS, and CMOS  Timing issues in transistor circuits	B.1 - B.3	Project 2
Sy De	Synthesis examples: using lookup tables in FPGAs Design examples, miscellaneous topics Spare lecture (for review, etc)	B.8, 5.15, B.6.	5 Project 3

<sup>\*\*</sup> Note that the course sections for Profs. Anderson, Chow and Wang have 1 lecture in the week of Sept 2, while the section for Prof. Truong has two lectures that week. For this reason, Prof. Truong's section may cover some material one lecture-day earlier than shown in the schedule.