


## Verilog Code for storage elements




Gated D-latch

```
Module D-latch (input D, Ck, output Q);
reg Q;
always @ (D, Ck)
  if (Ck == 1) * in the absence of "else"
    Q = D;      it means stay unchanged.
  endmodule           → implies storage
                      blocking statement
                      else
                      Q = Q;
```

### D-ff



Module D-ff (input D, clock, output Q)

```
reg Q;
always @ (posedge clock)
  Q <= D;  ⚡ non-blocking statement
endmodule
```



- used in ff. discuss more later!

Go back to master-slave D-ff



### Setn / Resetn

active low → means activate when the signal is set to "0"


when Resetn = 0, then  $\bar{Q} = 1$ , if Clock = 0, then  $C = 1$ ,  $Q = 0$

if Clock = 1, B = 1 and also A = 1, C = 1 and Q = 0

Asynchronous reset!

Synchronous → means synch. to the clock.


Setn ('0') will set  $Q=1$  regardless of the clock.



or

Module D-flipflop (input D, clock, Resetn, output Q);  
reg Q;  
always @ (negedge Resetn,  
posedge clock)

### Synchronous Reset



```
Module D-flipflop(...);
reg Q;
always @ (posedge Clock)
if (!Resetn)
  Q <= 0;
else
  Q <= D;
endmodule
```

when Resetn  
is inside the  
sensitivity  
list, it means  
it will affect  
the Q. Hence  
endmodule

if (Resetn == 0)

Q <= 0;

else

Q <= D;

this describes asynchronous Resetn.

Reset will take place right at the  
of the Resetn signal

only the clock  
will control the changes to the output

### Blocking / non-blocking statement

=                  <=

example1 module Blah (input w, clock, output Q1, Q2);

reg Q1, Q2;

always @ (posedge clock)


begin

Q1 = w;

Q2 = Q1; \* Q2 = w

end


endmodule



```


module Blah (input w, clock, output Q1, Q2);
    reg Q1, Q2;
    always @ (posedge clock)
    begin
        Q1 <= w;
        Q2 <= Q1;
    end
endmodule

```




use "=" blocking statements for combinational logic.  
" <=" non-blocking statements for ff.

example 2 module gosh (input x1, x2, x3, x4, clock, output reg f, g);  
 always @ (posedge clock)  
 begin  
 $g = x_1 \wedge x_2;$   
 $f = (g \& \neg x_3) | (\neg g \& x_4);$   
 end  
endmodule



if we change "=" into "<=", then the ckt. looks like:



## Propagation Delays and Timing Issues


flip-flop timing parameters:  $t_{su}$ ,  $t_h$  and  $t_{cq}$

$t_{sa}$ : set up time - is the window of time before the clock edge


in which D should not be changed.

$t_h$ : hold time - is the window of time after the clock edge in which D should remain unchanged.

$t_{CQ}$ : Clock-to-Q time is the propagation delay required for Q to change value after a clock edge.




Consider the cct.



if  $L_n=0$ , then the 3 ffs will be loaded with  $D_0$ ,  $D_1$ , and  $D_2$  (parallel load)

if  $L_n=1$ , then  $Q_0$ ,  $Q_1$ , are shifted from left to right. so the cct. is called a (shift register)

Frequency of the clock:  $f_{max}$ . Period  $T = \frac{1}{f_{max}}$




$$T_{\min} = t_{cq} + t_{mux} + t_{sa}, \text{ max. freq } f_{\max} = \frac{1}{T_{\min}}$$

e.g.  $t_{mux} = 2 \text{ ns}$ ,  $t_{sa} = 1 \text{ ns}$ ,  $t_{cq} = 1.5 \text{ ns}$

$$T_{\min} = 1.5 + 2 + 1 = 4.5 \text{ ns}, f_{\max} = \frac{1}{4.5 \text{ ns}} \doteq 222 \text{ MHz.}$$

example



Critical path  
the longest delay path between any ffs.

Timing analysis


$$T_{\min} = t_{cq} + t_{AND} + t_{OR} + t_{mux} + t_{sa}$$

Hold time analysis

We want to check that D value at a ff does not change too quickly. so we need to look for the shortest path between any ffs.

This case  $Q_1 \rightarrow Q_3$ .

if  $t_{cq} \geq t_h$  there is no problem (no hold time violation)



if  $t_{cq} < t_h$  there is a hold-time violation (meaning the circuit may not be reliable)

$\Rightarrow$  Note: we assume here that all ff's see the clock edge at exactly the same time. More complicated analysis later!