


## 7.2 Processor Design


Consider a set of  $n$ -bit registers  $R_0, \dots, R_7$ , we wish to be able to initialize a register with data, to transfer content from one register to another register, and to add/sub contents of registers



→ the processor needs instructions to know what to do at any given time. we use instruction register (IR) to hold instructions.

<u>Code</u>	<u>Operation</u>	
00	mv $R_x, R_y$	// Copy $R_x \leftarrow [R_y]$
01	mvi $R_x, \#D$	// Initialize $R_x$ with some data
10	add $R_x, R_y$	// $R_x \leftarrow [R_x] + [R_y]$
11	sub $R_x, R_y$	// $R_x \leftarrow [R_x] - [R_y]$

encode IR using 8 bits



eg. to copy content of  $R_4$  in  $R_2 = mv\ R_2, R_4 \Rightarrow$   $\underbrace{00\ 01\ 01\ 00}_{mv\ R_2} \underbrace{01\ 01\ 01\ 00}_{R_4}$

to initialize  $R_3 = mvi\ R_3, \#7 \Rightarrow$

0	1	0	1	d	d	d	d
0	0	0	0	0	1	1	1

Annotations:  $mvi\ R_3$  (above first four bits),  $mv\ R_2\ R_4$  (above last four bits),  $\#7$  (pointing to last three bits of the second row).

here we are assuming data on DIN next will be taken as #7.


$\Rightarrow$  mv, mvi, add, sub are called assembly language instructions

the encoding of instructions is called **Opcode** II xxx yyy

⇒ an assembly tool processes Opcode and produces machine code

Execution of instructions = each instruction appears on **DIN**, and is stored in IR. Then in the following clock cycles the FSM will set the signals (**sel**, **LR0**, **LR1**, ... **LG**) to complete the instruction.

Instruction	T0	T1	T2	T3
mv	LIR	<b>Sel = Ry</b> <b>LRx = 1, Done</b>		
mvi	LIR	<b>Sel = DIN</b> <b>LRx = 1, Done</b>		
add	LIR	<b>Sel = Rx</b> <b>LA = 1</b>	<b>Sel = Ry</b> <b>Add/Sub = 1, LG = 1</b>	<b>Sel = G</b> <b>LRx = 1, Done</b>
sub	LIR	<b>Sel = Rx</b> <b>LA = 1</b>	<b>Sel = Ry</b> <b>Add/Sub = 0, LG = 1</b>	<b>Sel = G</b> <b>LRx = 1, Done</b>



```

module simple_processor(DIN, Resetn, Clock, Run, Done);
  input [7:0] DIN;
  input Resetn, Clock, Run;
  output Done;
  reg [2:1] T-D, t-Q;
  parameter T0=2'b00, T1=2'b01, T2=2'b10, T3=2'b11;
  ...

```

```

// FSM state transition
always@(t-Q, Run, Done)
  case(t-Q)
    T0: if(!Run) T-D=T0;
        else T-D=T1;
    T1: if(Done) T-D=T0;
        else T-D=T2;
    T2: T-D=T3;
    T3: T-D=T0;
  endcase

```

// t-Q is current state, t-D is next state

```

// FSM outputs
always@(t-Q, II, xxx, yyy)
case(t-Q)
// default values
LRO = 0, LRI = 0, ... LRA = 0;
LQ = 0, Done = 0, LIR = 0;
T0: LIR = 1;
T1: case(II)
    2b'00: begin
        sel = yyy;
        LR = xxx;
        Done = 1;
    end
    2b'01: begin
        sel = DIN;
        LR = xxx;
        Done = 1;
    end
    ...
endcase
T2: case(II)
    ...
endcase

```

*CS. operation DIN[7:6]*



*DIN[2:0] Register Y*

*DIN[5:3] Register X*

*Copy Rx ← [Ry]*

*initializing Rx*

To enhance the processor, we want to allow information retrieving from/to memory



\* **PC** - program counter is normally incremented at the end of each instruction, so that the next instruction can be read from memory. PC can also be loaded from the bus wires to perform a branch(loop) to an arbitrary address.