## Carry-ripple & Carry-lookahead adder

$$S_{0} = \chi_{0} \oplus y_{0} \oplus C_{0}$$

$$C_{1} = \chi_{0} y_{0} + \chi_{0} C_{0} + y_{0} C_{0}$$

$$= \chi_{0} y_{0} + (\chi_{0} e_{1}) C_{0}$$

$$S_{1} = \chi_{1} \oplus y_{1} \oplus C_{1}$$

$$C_{2} = \chi_{1} y_{1} + (\chi_{1} + y_{1}) C_{1}$$

$$TA_{1}$$

$$TA_{2}$$

$$TA_{3}$$

$$TA_{4}$$

$$TA_{5}$$

$$TA_{5}$$

$$TA_{5}$$

$$TA_{6}$$

$$TA_{7}$$

$$T$$

For a 16-6it adder: C16 (16x2+1 = 33 gate delay)

## Carry look-alend adder (Fast adder)


$$S_0 = \chi_0 \oplus y_0 \oplus C_0$$


$$C_1 = \chi_0 y_0 + \chi_0 C_0 + y_0 C_0$$

$$= \chi_0 y_0 + (\chi_0 + y_0) C_0$$

$$S_1 = \chi_1 \oplus g_1 \oplus C_1$$

$$C_2 = \chi_1 y_1 + (\chi_1 + y_1) C_1 = \chi_1 y_1 + (\chi_1 + y_1) (\chi_0 y_0 + (\chi_0 + g_0) C_0) = g_1 + \rho_1 g_0 + \rho_1 \rho_0 C_0$$






=) for 16 bit fast adder C16 (3 gate-level delay)

Pros: fewer gate level de lays Con's: large mumber of inprts on gates. fan-in

-> usually fan-in of 4 is acceptable. What to do about a 16-6 it adder?

Option 1 : Comb. of look-aker and carry ripple





## lookahend alder

C4 = 93+13C3 = 93+1292+121291+1212120+1312120-00

-> 1 gate level delay to generate gi, Pi -> 1 gate level delay to generate all product terms -> 1 gate level delay to do the sum terms -

## Option 2: Hierarchical look-ahead





Carry-bypass adder

