2.8 Hierarchical design example X1 No Display 7- Signent display ho hi $h_o = \overline{\overline{\chi}}_1 \chi_o = \chi_1 + \overline{\chi}_o$ XIXO ho hi he his he his he 00 module seg7 (input x1, x2, ontput [0:6]H); assign $H[0] = \chi_1 \mid n\chi_0$; // my comment assign $H[1] = 1'b_1$; value" | /* my long cossign cossign : Laboratory comments */ assign H[6] = x1; outputs endmodule HEXO (onde2board S Alswa

```
module hier_ex (input [4:0] SW, output [0:6] HENO);
   wire [1:0]C,
   wire [0:6]H;
   mnx26it_2to1 U1 (SW[4:3], SW[2:1], SW[0], C);
   Seg7 U2 (Ca), co), H);
                                        DE2 lights up the segment when the wriving signal is "0"
   assign HEXO = NH; <
endmodule
 module mux 26it-2to 1 (x, y, s, M);
   input [1:0] x, y.
   input 5;
   output [1:0] M;
   mux2to / ul (x[o], y[o], s, M[o]);
    mwx2ti/ u2 (x[i], Y[i], s, M[i]);
 endovdule
 module mux2to1(d, y, s, m);
   input a, y, s;
   assign m=(~sln) (sly);
 endmodule
 module seg7 (input x1, x0, output [0:6]H),
   assign H[0] = X1 | ~X0;
   Casign H[I] = 1'b1;
   assign H[2] = ~x1 | x0;
   assign H[3] = x1 | ~x0;
   assign H[4] = \sim x0;
   assign H[5] = ~ x1 \ ~ x0;
   Casign H[6] = \chi 1;
 end module
```