```
module part4(input [2:0]SW, output [6:0]HEX0);
 1
 2
3
       wire [2:0]c = SW;
4
        wire [6:0] temp;
5
        assign temp[0] = \sim c[2];
7
        assign temp[1] = \sim c[1] \mid (c[0] \& \sim c[2]);
8
         assign temp[2] = (\sim c[1] \& (c[0] | c[2])) | (\sim c[2] \& c[1] \& \sim c[0]);
9
        assign temp[3] = \simc[2] & c[1];
10
        assign temp[4] = \sim c[2] & (\sim c[1] | c[0]);
         assign temp[5] = \sim ((c[1] | c[2]) \& (c[1] | c[0]) \& (c[2] | c[0]));
11
12
         assign temp[6] = \sim c[2] \mid \sim (c[0] \mid c[1]);
13
14
         assign HEX0 = ~temp;
15
16
     endmodule
```