
6.2, 6.8 FSM (cond)

Leto work on the pame "(0)" pattern detection problem from last lecture. (2nd version) State

1. State Diagram

- This design allows overlapping



A- Waiting for 1
B- suing first "1" in the
pattem

C - seling i followed by "o" D-peling 101" pattern


2. State Table

Pis	N.S W=0 W=1	Ontport
A B C D	A B C B C B	0 0


3. 2 FFS 424=00(A), 424=01(B), 424=10(C), 424=11(D) State-assigned table

<u> </u>			
P.S.	N.S W>0 W=1	Ontport	
7271	Y241 Y241	t	
(A) 00	00 01	0	
(13) 0 1	10 01	0	
(c) 10	00 11	0	
(D)	10 01	1	

4. Next-state and ontent expressions




$$\begin{array}{ccc}
y_2 = y_1 w + y_2 y_1 w \\
y_1 = w & (by inspection) \\
z = y_2 y_1
\end{array}$$



Verila code for a FSM can be written by noing 3 blocks: combinational crimit A, FFs, combinational circuit B


module seglo! (input clock, W, Resetn, output ?); reg [2:1] y, y; // y2, y, are the present states, 12, Y, are the nent states paremeter A=2'boo, B=2'bo1, c=2'b10, D=2'b11; // state assignment I combinational circuit A, describing state transitions

always (w, y) case (y) A: if (!w) Y=A; else Y=B; B: if (!w) Y=C; else Y=B; C: if (!w) Y=A; else y=D; D: if (!w) Y=C; else Y=B;




11 FFs describing D-ff's with synchronous reset always@(posedge clock) if (Resetr == 0)

$$y <= A;$$



Il combinational circuit B, describing output logico assign Z = (y==D); // Z=1 if p.s is (D) endmodule

⇒ Another style of state encoding → One-hot encoding
leto work on the pame "101" pattern detection example



Describe next-state logics.

$$Y_1 = y_1 \overline{W} + y_3 \overline{W} = (y_1 + y_3) \overline{W}$$

gives you convert state

 $Y_2 = y_1 W + y_2 W + y_4 W = (y_1 + y_2 + y_4) W$
 $Y_3 = y_2 \overline{W} + y_4 \overline{W} = (y_2 + y_4) \overline{W}$
 $Y_4 = y_3 W$

Output logic $Z = y_4$

Design enample (Arbiter) - clesign at-SM that controls access to a shared resource by three clevices. Each clevice requests use of the resource by asserting 1, 12 or 13. The Arbites decides which clevice "gets" the resource, and sets its grant signal 3, 32 or 33. There is a priority scheme = 1, > 12 > 13.

