```
module part2(input [8:0]SW, output [8:0]LEDR, output [4:0]LEDG);
 1
2
3
       wire [3:0] A, B, S;
4
       wire [2:0] C;
5
       wire cIN, cOUT;
7
       assign A = SW[7:4];
8
       assign B = SW[3:0];
9
       assign cIN = SW[8];
10
11
       assign LEDR = SW;
12
       assign LEDG[3:0] = S;
13
       assign LEDG[4] = cOUT;
14
       fullAdder FA1(A[0], B[0], cIN, S[0], C[0]);
15
16
       fullAdder FA2(A[1], B[1], C[0], S[1], C[1]);
17
        fullAdder FA4(A[3], B[3], C[2], S[3], cOUT);
18
19
20
      endmodule
21
22
     module fullAdder(input a, b, cI, output s, c0);
23
24
       wire d = a ^ b;
25
       assign s = cI ^ d;
       mux2to1 call(b, cI, d, cO);
26
27
28
     endmodule
29
30
    module mux2to1(input x, y, s, output m);
31
32
       assign m = (\sim s \& x) \mid (s \& y);
33
34
     endmodule
```

laster Time Bar: 0 ps	Pointer: 25.67 ns	s Interval: 25.67 ns	Start: 0 ps	En	d: 0 ps
Name 0 ps	10.0 ns	20	0 ns	30.0 ns	40.
U ps					
		00		X	11
■ SW[8]					
DEDR[8]					
	00 1000 10	10111011	11111111	X	00010001
■ SW[7]					
■ SW[6]					
■ SW[5]					
■ SW[4]					
DEDR[7]					
DEDR[6]					
DEDR[5]					
DEDR[4]					
	01010101	00110011	11111111	X	00010001
■ SW[3]					
■ SW[2]					
■ SW[1]					
DEDR[3]					
D LEDR[2]					
DEDR[1]					
D LEDR[0]					
	00111	01110	11110	X	00011
DEDG[4]					
DEDG[3]					
DEDG[2]					
DEDG[1]					
□ LEDG[0]					