


SRAM = Static Random Access Memory

↳ memory cell is 


DRAM = Dynamic Random Access Memory

↳ memory cell looks like  Capacitor

Connection of SRAM chip to the FPGA (on DE2 board)

→ each pin on our SRAM chip is connected to the FPGA chip (Cyclone II 2C35).

→ each pin has a name like ^(*)SRAM-DQ
(in DE2-pin-assignment.gst) SRAM-Addresses [17:0]
SRAM-WE-N, ...



Describing Tri-state in Verilog

inout ^{↔ both ways} [15:0] SRAM-DQ;

assign Data-read = SRAM-DQ;


assign SRAM-DQ = (SRAM-WE-N == 0 ?) Data-write : 16'bZ; ^(*)

means tri-state

Using memory inside the FPGA chip (Cyclone II 2C35)

memory blocks called m4k (4096 SRAM cells)

aspect ratio




from Quartus II, use megawizard plug-in manager.
select memory compiler



SRAM memory we have talked about 1361 LV25616 ...

SRAM on DE2 board (2 major differences)

1. DataIn and DataOut are separate wires (no tri-state needed)
2. Address, DataIn, and Write are all stored in registers (FFs) inside the m4k block.



eg. 512x8






Color information R G B

of bit/channel = 1
range of color = 8



Color information at coordinate (x,y) will be stored in
memory row = $160Y + X$



Changing VGA Adapter Parameters

Option One ↗ by instantiate

vga_adapter VGA (...

↖ your name

default "320x240"

defparam VGA.RESOLUTION = "160x120";

.. VGA.MONOCHROME = "FALSE";

.. VGA.COLOUR-CHANNEL-DEPTH = 1;

.. VGA.BACKGROUND-IMAGE = "image.colour.mif";
default "background.mif"

Option Two ↗ schematic diagram

vga_adapter.bsf


Parameter	Value
BITS-PER-COLOUR-CHANNEL	1
MONOCHROME	"FALSE"
RESOLUTION	"160x120"
BACKGROUND-IMAGE	"image.colour.mif"

Resources = bmp2mif.exe

bmp2mif *your bmp file* → make it 160x120

⇒ image.colour.mif
and
image.mono.mif


Lab 7. VGA




Shannon's Expansion Theorem

⇒ implementing logic functions in multiplexers

4-to-1 mux



→ to implement this using 2-to-1 mux



→ to implement this using logic gates

$$f = \bar{s}_1 \bar{s}_0 w_0 + \bar{s}_1 s_0 w_1 + s_1 \bar{s}_0 w_2 + s_1 s_0 w_3$$

