



Brief intro to Verilog

⇒ Hardware descriptive language

Hierarchical Modeling Concepts



Top-down design



Bottom-up design


in Verilog: **module** is the basic building block. it can be an element or a collection of lower-level design blocks

4 levels of abstractions can be used to describe a **module**

- behavior (algorithmic)
 - data-flow (data flow between logic elements)
 - gate (logic gates \rightarrow)
 - switch (transistors \rightarrow)
- } RTL register transfer level

no nesting modules!

Recall a logic circuit



Verilog keyword (lower case only!)


```
module zlogic(input x, y, output z);  
  assign z = (x & !y) | (x & y);  
endmodule
```

declaration

AND NOT OR

2.8 Multiplexer

Design example: design a circuit that controls an LED (m) from either one of the two switches x and y . The switch selection is controlled by s .



s	m
0	x
1	y


s	$m(LED)$
0	controlled by sw x
1	controlled by sw y

SOP form

$$m = \bar{s}x\bar{y} + \bar{s}xy + s\bar{x}y + sxy$$

$$= \bar{s}x + sy$$

s	x	y	m
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



2-to-1 mux

2-to-1 multiplexer

```
module mux2to1(x, y, s, m);
```

```
input x, y, s;
```


```
output m;
```

```
assign m = (~s & x) | (s & y);
```

```
endmodule
```



OR

NOT



2 bit 2-to-1 mux

s	$m_0 m_1$
0	$x_0 x_1$
1	$y_0 y_1$



```
module mux2bit-2to1(x, y, s, M);
```

```
input [1:0] x, y;
```

```
input s;
```

```
output [1:0] M;
```

```
assign M[0] = (~s & x[0]) | (s & y[0]);
```

```
assign M[1] = (~s & x[1]) | (s & y[1]);
```

```
endmodule
```

→ Alternative Verilog code

Hierarchical design (i.e. use two instances of *mux2to1*)

```
module mux2bit_2to1(x, y, s, M);
```

```
  input [1:0] x, y;
```

```
  input s;
```

```
  output [1:0] M;
```

name given to identify one copy of mux2to1

```
  mux2to1 u1 (x[0], y[0], s, M[0]);
```

```
  mux2to1 u2 (x[1], y[1], s, M[1]);
```

```
endmodule
```