
## Brief into to Venley => Hardware descriptive language

Hierarchical Modeling Concepts



M Verilog: module is the basic building block. It can be on element or a collection of lower-level design blocks A levels of abstructions can be used to describe a module

-> belarior (algorithmie) -> data-flow (data flowbetween logic elements)

- gate (logic gates =) -

> SNUTER (transistors +1)

no nesting modules !

Recall a lagic circuit

Veriloz keyword (lower case only!) module zlogic (input x y, output z); assign  $z=(x \cdot y) \mid (x \cdot y);$ endmodule

## 2.8 Muttiplener

Llesign example: design a circuit that controls an LED (m) from either one of the two switches x and y. The pwitch Relection is controlled by S. m(LED) controlled by SW X SOP from 2-to-1 multiplexer module mux261(d, y, s, m); input a, y, s; 2-to-1 mmx  $=(\sim s (n)$ endmodule 2 bit 2ti-1 mux module mun2bit\_2ta1(x, y, s, M); input [1:0] x, y input 5; output [1:0] M; assign M[o] = (~SLX[o]) (SLY[o]) assign M[1] = (~S&X[1]) (S&X[1]);

endovdule

```
-> Cultinative Verilag Code

Hierarchical design (i.e. use two instances of mun2to1)

module mun2bit-2ta1(x, y, s, M);

input [1:0] x, y;

input s;

output [1:0] M;

mun2to1 U[(x[0], y[0], s, M[0]);

mun2to1 U2(x[1], y[1], s, M[1]);

end module
```