

B6.5 FPGA (Field programmable gated array)





← called Look-uptable (LUT) on DE2, there 35,000 4-input LUTs.

3.2 Ripple-carry adder


secall adding 2 bits =
$$\frac{x}{y}$$
 | $\frac{x}{y}$ | $\frac{c}{c}$ | $\frac{c}{c}$ | $\frac{x}{y}$ | $\frac{c}{c}$ | $\frac{x}{y}$ | $\frac{c}{c}$ | $\frac{x}{z}$ | $\frac{x}{y}$ | $\frac{c}{c}$ | $\frac{x}{z}$ | $\frac{x}{$


extend to adding multi-bits: A= a29, 90 and B=b2b1b0

simplified logic expressions

$$S_i = a_i \oplus b_i \oplus C_i$$

Citi = Cibiai + Cibiai + Cibiai + Cibiai = biai + Ciai + Cibi





module Carry Adder (A, B, Cin, S, Cout);
input [2:0] A, B;
input Cin;
output [2:0] S;
output Cant;
wire C1, C2; // internal connections

FA Bito (A[0], B[0], Cin, S[0], C1);
FA Bit! (A[1], B[1], C1, S[1], C2);
FA Bit2 (A[2], B[2], C2, S[2], Cout);

module FA (input a, b, Cin, output s, Cout); casign $s = a^b Cin;$ XOR gete (B) assign Cout = (alb) | (allin) | (blCin); endradule

Verilog: procedural statement "Always" block Reall 2-to-1 mux module ItoImux (input x1, x2, s, output f); cosign f = (vs & x1) | (s & x2);x1 0 - f endmodule alternative Veriloz code for 2-to-1 mux (using if-else) #1 any signed a value mude a "chays always@(x1, x2, S) block mont be declared ous reg 11-clae" statements amost be inside a "always" $\begin{cases} if (!s) \\ f = x1; \\ else \\ f = x2; \\ endmodule \end{cases}$ *3 sensiturty list = vanables that will affect the $\rightarrow f=\chi_{1/2}$ assigned signal, alternative notation alway sa(x) all input signals If(S==1)*4 if more statements are used inside the dwys $f=x_2$ block, you need to use note: if-else is treated always@(x) Case statement begin as a single stalement → must be used inside a "always" block end Case (S) cover out remaining cases. 1'bo: f=x1;

1'61: f=x2; default:

endease