
## 5.3-4 Gated D-latch




Gated RS latch				
CKSR	QH+1)			
OKX	Q(t) { Q(t) {			
100	Q(t)			
101	1			
110	0			
111	don't use			

Gated D-latch					
CK	D	Q(t+1)			
0	X	Q(t)			
-	0	D <sup>*</sup>			
1					


Tim	ing Dia	gram		~	
UK 0					
Do		TU			
Qi					
	~~·		~	1	

Q follows D when -c CIK=1 Q holds the old Value when CIK=0




Caecading 2 D-Latches


Case! Clk=0, Qm=D, Q=Qold Case2: Clk=1, Qm Cant, Q=Qm change



only at the eve edge of the clk



Gated D-latch



+ve edge triggered D-flipflop

module D-latch (input D, UK, output Q); reg Q;

always@(D, UK) if (ck==1) Q=D; endmodule

{ it implies if clk=0, don't make any change

module D-ff (input D, Clk, output Q); reg Q;

always@(posedge UK)

endmodule \ <= non-block statement,


What can you do with a D-H?


-> use it as a strage (register)

1 bit register

2-bit register


Dota to be store





## Blocking (=) / non-block (<=) statements

module non Blocking (input w, clock, output Q1, Q2), (2-bit shift register)



Module Blocking (input w, clock, output Q1,Q2);


always@ (posedyl clock)

begin

$$0! = W;$$
 $0.2 = 0!;$ 

endmodule

 $0.2 = 0!;$ 
 $0.2 = 0.1;$ 



It use non-blocking statements in f-f. use blocking statements for combinational logic.

