


## Storage Elements (aka Sequential ckt.)


Defn Combinational ckt a logic ckt. in which the outputs of the ckt. depend only on the present values of the inputs

Defn Sequential ckt a logic ckt. in which the outputs depend on both the present values of inputs, and previous values of inputs  
→ the ckt. incorporate the concept of a stored state.

example (of stored state) - we need to store the value  $S=1$  when the door is opened.




- storage element involves some kind of feedback loop:



- problem is. the ckt can't change  $S$  value

- let's modify the ckt.




$\left\{ \begin{array}{l} R - \text{reset} \\ S - \text{set} \\ Q - \text{output} \end{array} \right.$

Operation:


1. we reset the alarm ( $R=1$ ,  $Q=0$ ) assuming door is closed at the moment ( $S=0$ )
2. let  $R=0$  (device is armed)
3. Door is opened! ( $S=1$ , result is  $Q=1$  alarm!)
4. To Take  $Q=0$ , we need to reset the alarm ( $R=1$ )

## RS Latch



"Cross-coupled NOR gates"

## Timing Diagram



When using an RS latch we should avoid setting  $R=S=1$ .

(oscillation)


## Truth Table

S	R	Q	$\bar{Q}$
0	0	*	*
0	1	0	1
1	0	1	0
1	1	0	0

(stored value either 0 or 1)


(should not use)

## Gated SR latch





Note: setting  $Clk=0$  means that  $R'=S'=0$ , so that Q can't change regardless of R, S.

## cct. symbol





Clk	S	R	Q(t+1)
0	x	x	Q(t) (store old value)
1	0	0	Q(t) ( - - - )
1	0	1	0
1	1	0	1
1	1	1	? (not used)

Q: How do we build this gated RS latch using only NAND gates



Same  $\swarrow$  NAND version of gated RS latch




gated D-latch

Ck	D	Q
0	x	0/1 (stored)
1	0	0
1	1	1

hold old value  $\rightarrow$

Q follows D

Timing Diagram




latch holding old value

$\Rightarrow$  Q follows D when clock is "1"

Q holds its value when clock is "0".


Q: What will this cd do?




A	B	f
0	x	0/1 (stored value)
1	0	0
1	1	1

clock

D. this is a gated D latch







Case 1 Clock = 0,  $Q_m = D$

Case 2 Clock  $\rightarrow 1$ ,  $Q_m$  can't make any change.  $Q = Q_m$

Note: the flip-flop allows the value of D to be captured and stored on the rising edge of the clock ( $0 \rightarrow 1$ ).  
+ve edge.

+ve edge triggered f.f.

-ve edge triggered f.f



### Timing Diagram

