



# Timing Analysis (revisited)

Recall



Note: in datasheets for chips, there are usually both min & max given for  $t_{cq}$  eg. 

min	max
0.7 ns	1.0 ns



in analysis for  $f_{max}$  ( $T_{min}$ )

the worst case (longest delays)

$$T_{min} = t_{cq}^{(1)} + t_{AND} + t_{OR} + t_{su}$$


$$f_{max} = \frac{1}{T_{min}} \quad \text{Clock} \quad t_{min}$$

What about hold time?

consider the shortest path.  $t_{shortest path} = t_{cq}^{(2)} + t_{OR}$

if  $(t_{cq}^{(min)} + t_{OR}) \geq t_h$ , then there is no violation.

Note: the worst case ckt. for hold time




$$t_{shortest path} = t_{cq}^{(min)}$$

if  $t_{cq}^{(min)} \geq t_h$ , then no hold time violation.


⊗ in real chips  $t_{cq}^{(min)}$  is always  $\geq t_h$ .

## Clock Skew


Clock arrives at FFs at different times




Case 1:  $\Delta_1 = 0, \Delta_2 > 0$




→ Is there a violation of  $t_h$ ?





(\*) and (\*\*) each violated FF3 parameters ( $t_{su}, t_h$ ). What happens is that FF3 becomes metastable:



after some random time, the ball will roll down to either "0" or "1"



## Switch Debouncing



SW — closed. capacitor discharge  
 $V_f \rightarrow$  "0"  $V_f' \rightarrow$  "1"


SW — opens, capacitor being charged  
 $V_f \rightarrow$  "1"  $V_f' \rightarrow$  "0"

charging speed depends on RC

"0"  $\rightarrow$  "1" for  $R = 100\text{ k}\Omega$ ,  $C = 1\mu\text{F}$   
 0.15

What's the purpose of  $\rightarrow$  buffer?

$\rightarrow$  to ensure that FPGA input pin doesn't see a rising signal during the bounce  
 the buffer has the response shown by the Hysteresis curve



using FSM to wait out about ms.

