$$\Rightarrow \text{Recall demorgan's rule } \overline{x}y = \overline{x} + \overline{y} \qquad \overline{x} + y = \overline{x} \cdot \overline{y}$$

$$y = \overline{D}o = \overline{y} \qquad \overline{D}o = \overline{y}$$


$$\text{NAND gate } \qquad \text{NOR gate}$$

$$\text{SOP form product term} \qquad \underline{Pos form} \qquad () ()$$

$$\text{Sum up} \qquad \overline{D}o = \overline{y} \qquad \overline{D}o = \overline{y}$$

sum term

example draw cet diagram using only 2-input NOR gates for $f = \overline{n_1}n_2 + n_1n_3 + \overline{n_1}\overline{n_3}$ (use as few gates as possible)



NAND gates

make each gate looking like

