

Lab06: Synthesis

Using Design Compiler



- Check synthesizability
- Synthesize the design (using TCL-scripts)
- Gate-Level Simulation
- Explore the design



Check synthesizability

Use Spyglass to help you check synthesizability.



- Check synthesizability
- Synthesize the design (using TCL-scripts)
- Gate-Level Simulation
- Explore the design



Synthesis

```
output [15:0] PC out;
                                                                                                         output PC run;
                                                                                                         wire PC state 0, N10, N11, N18, N19, N20, N21, N22, N23, N24, N25, N26,
output PC run;
                                                                                                               N27, N28, N29, N30, N31, N32, N33, n1, n2, n3, n4, n5, n6, n7, n8, n9,
                                                                                                               n100, n110, n12, n13, n14, n15, n16, n17, n180, n190, n200, n210,
parameter ST PC IDLE = 2'b00,
                                                                                                               n220, n230, n240, n250, n260, n270, n280, n290, n300, n310, n320,
          ST PC LOAD = 2'b01,
                                                                                                               n330, n34, n35, n36, n37, n38, n39, n40, n41, n42, n43, n44, n45, n46,
          ST PC RUN = 2'b10;
                                                                                                               n47;
reg [1:0] PC state, PC state nx;
                                                                                                        DFFX1_HVT PC_state_reg_0_ ( .D(N10), .CLK(clk), .Q(PC_state_0_) );
                                                                                                        DFFX1_HVT PC_state_reg_1_ ( .D(N11), .CLK(clk), .Q(n7), .QN(n1) );
                                                                                                        DFFX1_HVT PC_out_reg_15_ ( .D(N33), .CLK(clk), .Q(PC_out[15]) );
wire PC run = PC state == ST PC RUN;
                                                                                                        DFFX1_HVT PC_out_reg_14_ ( .D(N32), .CLK(clk), .Q(PC_out[14]) );
                                                                                                        DFFX1_HVT PC_out_reg_13_ ( .D(N31), .CLK(clk), .Q(PC_out[13]) );
always@(posedge clk)
                                                                                CAD
                                                                                                        DFFX1 HVT PC out reg 12 ( .D(N30), .CLK(clk), .Q(PC out[12]) );
 if(!rst n)
                                                                                                        DFFX1_HVT PC_out_reg_11_ ( .D(N29), .CLK(clk), .Q(PC_out[11]) );
    PC_state <= ST_PC_IDLE;</pre>
                                                                                                        DFFX1 HVT PC out reg 10 ( .D(N28), .CLK(clk), .Q(PC out[10]) );
                                                                                Tool
  else
                                                                                                        DFFX1_HVT PC_out_reg_9_ ( .D(N27), .CLK(clk), .Q(PC_out[9]) );
    PC state <= PC state nx;
                                                                                                        DFFX1_HVT PC_out_reg_8_ ( .D(N26), .CLK(clk), .Q(PC_out[8]) );
                                                                                                        DFFX1_HVT PC_out_reg_7_ ( .D(N25), .CLK(clk), .Q(PC_out[7]) );
                                                                                                        DFFX1 HVT PC out reg 6 ( .D(N24), .CLK(clk), .Q(PC out[6]) );
always@(PC state or boot up)
                                                                                                        DFFX1_HVT PC_out_reg_5_ ( .D(N23), .CLK(clk), .Q(PC_out[5]) );
  case(PC_state)
                                                                                                        DFFX1 HVT PC out reg 4 ( .D(N22), .CLK(clk), .Q(PC out[4]) );
    ST PC IDLE: PC state nx = boot up ? ST PC_LOAD : ST_PC_IDLE;
                                                                                                        DFFX1_HVT PC_out_reg_3_ ( .D(N21), .CLK(clk), .Q(PC_out[3]), .QN(n8) );
    ST PC LOAD: PC_state_nx = ~boot_up ? ST_PC_RUN : ST_PC_LOAD;
                                                                                                        DFFX1_HVT PC_out_reg_2 ( .D(N20), .CLK(clk), .Q(PC_out[2]), .QN(n6) );
    default : PC state nx = ST PC RUN;
                                                                                                        DFFX1_HVT PC_out_reg_1_ ( .D(N19), .CLK(clk), .Q(PC_out[1]) );
  endcase
                                                                                                        DFFX1_HVT_PC_out_reg_0_ ( .D(N18), .CLK(clk), .Q(PC_out[0]) );
                                                                                                        AND3X1_HVT U3 ( .A1(n1), .A2(boot_up), .A3(rst_n), .Y(N10) );
```

RTL Netlist



Synthesis


- Use *Design Compiler* to complete the synthesis process
 - Method 1: GUI
 - Method 2 : Tcl Script (This course)





Synthesize the design

- Use *Design Compiler* to complete the synthesis process
 - GUI





Synthesize the design

• Use *Design Compiler* to complete the synthesis process

• GUI






Synthesize the design


- Use *Design Compiler* to complete the synthesis process
 - Tcl Script


```
$ dc_shell -f xxx.tcl
```



TCL scripts









TCL scripts

- Scripts to be filled :
 - .synopsys_dc_setup
 - synthesis.tcl
 - 0_readfile.tcl
 - 1_setting.tcl
 - 2_compile.tcl
 - 3_report.tcl (already done)
- Please follow the tutorials provided in iLMS

TCL scripts

- If you're feeling confused about some commands
 - Try to find answers in dc_shell by yourself

```
$ dc_shell # enter the Design-Compiler shell program
Warning: Site Information is not available ... Have you run install_site?
.....

dc_shell>
dc_shell>
dc_shell> man create_clock
<D.C. will give you the explanation of create_clock here>
dc_shell> exit # say goodbye to design compiler
```




- Check synthesizability
- Synthesize the design (using TCL-scripts)
- Gate-Level Simulation
- Explore the design



Gate-Level Simulation

Ensure the functionality of the netlist generated by D.C.







- Files need in pre-simulation
 - RTL modules
 - Testbench
 - Testing data

- Files need in gate-simulation
 - Netlist (xxx_syn.v)
 - Cell model (saed32nm.v)
 - Delay information (xxx_syn.sdf)
 - Testbench
 - Testing data



Gate-Level Simulation

Include delay information (standard delay file) inside testbench



- Check synthesizability
- Synthesize the design (using TCL-scripts)
- Gate-Level Simulation
- Explore the design



Explore the design

- After synthesis, you can see the summary reports under /syn/report
 - Area
 - report_area_xxx.out
 - Timing
 - report_time_xxx.out
 - report_hold_xxx.out
 - report_setup_xxx.out
 - Power
 - report_power_xxx.out



Explore the design

Try different configuration/implementation and compare the results

	有 Gated-Clock	沒有 Gated-Clock
AND &	Timing:	Timing:
	Area:	Area:
	Area(alu):	Area(alu):
	Dynamic Power :	Dynamic Power :
	Leakage Power :	Leakage Power :
	Total Power :	Total Power :
	Timing:	
MUL *	Area:	
	Area(alu):	
	Dynamic Power :	
	Leakage Power :	
	Total Power :	

EE4292 – IC Design Laboratory



Explore the design

Gated clock (/syn/2_compile.tcl)

enable gated clock:

```
compile_ultra -gate_clock -exact_map -.....
```

disable gated clock:

```
compile_ultra -exact_map -.....
```

• AND / MUL (/source/alu.v , and don't forget to modify the testbench as well)

```
alu_result_tmp = src1 & src2;
alu_result_tmp = src1 * src2;
```



Good Luck

• Synthesis roughly takes 13~15 minutes to complete.