



# Lab06 : Synthesis

Using Design Compiler



# Lab06 to-do actions

- Check synthesizability
- Synthesize the design (using TCL-scripts)
- Gate-Level Simulation
- Explore the design



# Check synthesizability

- Use **Spyglass** to help you check synthesizability.



# Lab06 to-do actions

- Check synthesizability
- Synthesize the design (using TCL-scripts)
- Gate-Level Simulation
- Explore the design



# Synthesis

```
17 output [15:0] PC_out;
18 output PC_run;
19
20 parameter ST_PC_IDLE = 2'b00,
21           ST_PC_LOAD = 2'b01,
22           ST_PC_RUN  = 2'b10;
23
24 reg [1:0] PC_state, PC_state_nx;
25
26 wire PC_run = PC_state == ST_PC_RUN;
27
28 always@(posedge clk)
29   if(!rst_n)
30     PC_state <= ST_PC_IDLE;
31   else
32     PC_state <= PC_state_nx;
33
34 always@(PC_state or boot_up)
35   case(PC_state)
36     ST_PC_IDLE: PC_state_nx = boot_up ? ST_PC_LOAD : ST_PC_IDLE;
37     ST_PC_LOAD: PC_state_nx = ~boot_up ? ST_PC_RUN : ST_PC_LOAD;
38     default    : PC_state_nx = ST_PC_RUN;
39   endcase
40
```

RTL



```
6 output PC_run;
7 wire PC_state_0_, N10, N11, N18, N19, N20, N21, N22, N23, N24, N25, N26,
8     N27, N28, N29, N30, N31, N32, N33, n1, n2, n3, n4, n5, n6, n7, n8, n9,
9     n100, n110, n12, n13, n14, n15, n16, n17, n180, n190, n200, n210,
10    n220, n230, n240, n250, n260, n270, n280, n290, n300, n310, n320,
11    n330, n34, n35, n36, n37, n38, n39, n40, n41, n42, n43, n44, n45, n46,
12    n47;
13
14 DFFX1_HVT PC_state_reg_0_ ( .D(N10), .CLK(clk), .Q(PC_state_0_) );
15 DFFX1_HVT PC_state_reg_1_ ( .D(N11), .CLK(clk), .Q(n7), .QN(n1) );
16 DFFX1_HVT PC_out_reg_15_ ( .D(N33), .CLK(clk), .Q(PC_out[15]) );
17 DFFX1_HVT PC_out_reg_14_ ( .D(N32), .CLK(clk), .Q(PC_out[14]) );
18 DFFX1_HVT PC_out_reg_13_ ( .D(N31), .CLK(clk), .Q(PC_out[13]) );
19 DFFX1_HVT PC_out_reg_12_ ( .D(N30), .CLK(clk), .Q(PC_out[12]) );
20 DFFX1_HVT PC_out_reg_11_ ( .D(N29), .CLK(clk), .Q(PC_out[11]) );
21 DFFX1_HVT PC_out_reg_10_ ( .D(N28), .CLK(clk), .Q(PC_out[10]) );
22 DFFX1_HVT PC_out_reg_9_ ( .D(N27), .CLK(clk), .Q(PC_out[9]) );
23 DFFX1_HVT PC_out_reg_8_ ( .D(N26), .CLK(clk), .Q(PC_out[8]) );
24 DFFX1_HVT PC_out_reg_7_ ( .D(N25), .CLK(clk), .Q(PC_out[7]) );
25 DFFX1_HVT PC_out_reg_6_ ( .D(N24), .CLK(clk), .Q(PC_out[6]) );
26 DFFX1_HVT PC_out_reg_5_ ( .D(N23), .CLK(clk), .Q(PC_out[5]) );
27 DFFX1_HVT PC_out_reg_4_ ( .D(N22), .CLK(clk), .Q(PC_out[4]) );
28 DFFX1_HVT PC_out_reg_3_ ( .D(N21), .CLK(clk), .Q(PC_out[3]), .QN(n8) );
29 DFFX1_HVT PC_out_reg_2_ ( .D(N20), .CLK(clk), .Q(PC_out[2]), .QN(n6) );
30 DFFX1_HVT PC_out_reg_1_ ( .D(N19), .CLK(clk), .Q(PC_out[1]) );
31 DFFX1_HVT PC_out_reg_0_ ( .D(N18), .CLK(clk), .Q(PC_out[0]) );
32 AND3X1_HVT U3 ( .A1(n1), .A2(boot_up), .A3(rst_n), .Y(N10) );
```

Netlist



# Synthesis

- Use *Design Compiler* to complete the synthesis process
  - Method 1 : GUI
  - Method 2 : Tcl Script (This course)




= *Synopsys Design Compiler*



# Synthesize the design

- Use *Design Compiler* to complete the synthesis process
  - GUI

\$ dv &



# Synthesize the design

- Use *Design Compiler* to complete the synthesis process
  - GUI







# Synthesize the design


- Use *Design Compiler* to complete the synthesis process
  - Tcl Script

```
$ dc_shell -f xxx.tcl
```



# TCL scripts

```
$ dc_shell -f xxx.tcl
```





# TCL scripts

```
$ dc_shell -f synthesis.tcl
```

synthesis

- Set clock period
- Source all scripts

0\_readfile

- Create folder to manage files
- Create library
- Read, elaborate, link design

1\_setting

- Operating Condition
- Wire load model
- Clock creation, setting
- Constrain

2\_compile


- Check design
- Compile to netlist

3\_report

- Export netlist, delay information
- Export reports(Timing, Area, Power)



# TCL scripts





# TCL scripts

- Scripts to be filled :
  - .synopsys\_dc\_setup
  - synthesis.tcl
  - 0\_readfile.tcl
  - 1\_setting.tcl
  - 2\_compile.tcl
  - 3\_report.tcl (already done)
- Please follow the tutorials provided in iLMS



# TCL scripts

- If you're feeling confused about some commands
  - Try to find answers in **dc\_shell** by yourself

```
$ dc_shell # enter the Design-Compiler shell program

Warning:  Site Information is not available ... Have you run install_site?
.....
...

dc_shell>
dc_shell>
dc_shell> man create_clock
<D.C. will give you the explanation of create_clock here>
dc_shell> exit # say goodbye to design compiler
```




# Lab06 to-do actions

- Check synthesizability
- Synthesize the design (using TCL-scripts)
- Gate-Level Simulation
- Explore the design



# Gate-Level Simulation

- Ensure the functionality of the netlist generated by D.C.







# Gate-Level Simulation

- Files need in pre-simulation
  - RTL modules
  - Testbench
  - Testing data
- Files need in gate-simulation
  - Netlist (xxx\_syn.v)
  - Cell model (saed32nm.v)
  - Delay information (xxx\_syn.sdf)
  - Testbench
  - Testing data



# Gate-Level Simulation

- Include delay information (standard delay file) inside testbench

```
initial begin
    $sdf_annotate("path/to/your/xxx.sdf", TOP_MODULE_INSTANCE_NAME)
end
```

```
1 initial begin
2     $fsdbDumpfile("lab7_gatesim.fsdb");
3     $fsdbDumpvars;
4     $sdf_annotate("../syn/netlist/top_pipe_syn.sdf",top_pipe_U0);
5 end
```



# Lab06 to-do actions

- Check synthesizability
- Synthesize the design (using TCL-scripts)
- Gate-Level Simulation
- Explore the design



# Explore the design

- After synthesis, you can see the summary reports under */syn/report*
  - Area
    - report\_area\_xxx.out
  - Timing
    - report\_time\_xxx.out
    - report\_hold\_xxx.out
    - report\_setup\_xxx.out
  - Power
    - report\_power\_xxx.out



# Explore the design

- Try different **configuration/implementation** and compare the results

	有 Gated-Clock	沒有 Gated-Clock
AND &	Timing :	Timing :
	Area :	Area :
	Area(alu) :	Area(alu) :
	Dynamic Power :	Dynamic Power :
	Leakage Power :	Leakage Power :
	Total Power :	Total Power :
MUL *	Timing :	
	Area :	
	Area(alu) :	
	Dynamic Power :	
	Leakage Power :	
	Total Power :	



# Explore the design

- Gated clock (*/syn/2\_compile.tcl*)

enable gated clock :

```
compile_ultra -gate_clock -exact_map -.....
```

disable gated clock:

```
compile_ultra -exact_map -.....
```

- AND / MUL (*/source/alu.v* , and don't forget to modify the testbench as well)

```
alu_result_tmp = src1 & src2;
```

```
alu_result_tmp = src1 * src2;
```



# Good Luck

- Synthesis roughly takes **13~15 minutes** to complete.