408: Applied Parallel Programming

Spring 2019 – Midterm Exam 1

February 26th, 2019

- 1. This is a closed book exam except for 1 sheet of hand-written notes
- 2. You may not use any personal electronic devices except for a calculator
- 3. Absolutely no interaction between students is allowed
- 4. Illegible answers will likely be graded as incorrect

Good Luck!

Name:	
NetID:	
Exam Room:	
Question 1 (24 points):	
Question 2 (18 points):	
Question 3 (30 points):	
Question 4 (28 points):	
Total Score	

Name:	NetID:
Problem 1 (26 points): Multiple Choice	ce
Choose the proper response, and if multiple re be provided if the answer is partially correct, or	esponses are correct, choose all. No partial credit will wrong.
	reaming multiprocessor (SM) can take up to 1536 threads block configurations would result in the most number of
a. 256 threads per block	
□ b. 384 threads per block	
c. 512 threads per block	
d. 1024 threads per block	
	on whether block dimension is a power of 2.
c. Editier (a) or (b) depending	on whether block difficultion is a power of 2.
output elements, and each block contains 64 thread	that the vector length is 4000, each thread calculates 10 ds. The programmer configures that kernel launch to have a ut elements. How many threads will be created in the grid?
□ 384	
448	
□ 640	
□ 3840	
4000	
☐ 4480	
☐ None of the above	
I woile of the above	
· •	th 1000 thread blocks each of which has 512 threads. If a cl, how many versions of the variable will be created?
1000	
☐ 512000	
None of the above	
Inone of the above	

N T			
Name:			

NetID:

Part 1d (2 points) Consider the following code in a CUDA kernel.

```
_global__ void do_work(int i, int *A)
      int result = 0;
      if (i < 5)
             result = threadIdx.x;
      A[threadIdx.x] = result;
}
      ☐ There is control divergence in this code
      ☐ There is no control divergence in this code
      ☐ The control divergence depends on the value of i
```

Part 1e (2 points) Consider the following code in a CUDA kernel.

```
_global__ void do_work(int i, int *A)
     int result = 0;
     for (j = 0; j < blockIdx.x; j++)
           result += j;
     A[threadIdx.x] = result;
}
```

- ☐ There is control divergence in this code
- ☐ There is no control divergence in this code
- Control divergence depends on the number of blocks in the x dimension

Part 1f (2 points) Consider the following code in a CUDA kernel.

```
__global__ void do_work(int i, int *A)
{
      int result = 0;
      for (j = 0; j<threadIdx.x; j++)</pre>
            result += j;
      A[threadIdx.x] = result;
}
```

- ☐ There is control divergence in this code
- ☐ There is no control divergence in this code
- \square Control divergence depends on the number of threads in the x dimension

Name:		NetID:
Part 1g (2 p	points) Consider the following statement	ents, then select those are correct:
ii.	All the threads in a CUDA warp exec Only one block on an SM can use the CUDA constant memory is cached	ute the same instruction at the same time shared memory in that SM
iv.	Memory coalescing is an optimization Asyncthreads() call synchro	·
	☐ ii, iii, iv, v ☐ i, iii, iv ☐ i. iii, iv, v ☐ ii, iii, iv ☐ ii, iii, iv ☐ i, ii, iii, iv, v	
stored in cor output tile. V	nstant memory. Shared memory is us	(convolution) code in CUDA with a 3x3x5 mask, which is sed to fully store the input tile required for a 16x16x16 adds to shared memory accesses for one output tile? For this telements.
	☐ 16*16*16 to 3*3*5*16*16*1	6
	□ 18*18*20 to 16*16*16	
	☐ 15*15*12 to 16*16*16	
	☐ 15*15*12 to 3*3*5*16*16*1	6
	☐ 18*18*20 to 3*3*5*16*16*1	6
	\square None of the above	
GB/s. Assun	me a thread block size of 1024 and wa That is the maximal memory data access	rp size of 32 and that A is a float array in the global as throughput we can hope to achieve in the following
		lockDim.x + threadIdx.x; 4*i+1];
	☐ 240 GB/s	

☐ 120 GB/s
☐ 60 GB/s
☐ 30GB/s

Part 1j (2 points)	The following vector a	addition kernel and	l launch code applies to	parts (j) through (l)
J (1				0,

```
global void vecAddKernel(float* A,float* B,float* C, int n)
2
     int i = threadIdx.x + blockDim.x * blockIdx.x * 2;
3
4
5
     if (i < n) C d[i] = A d[i] + B d[i];
6
     i += blockDim.x;
7
     if (i < n) C d[i] = A d[i] + B d[i];
8
9
10 int vectAdd (float* A, float* B, float* C, int n)
12
     int size = n * sizeof (float);
13
     cudaMalloc ((void **)&A d, size);
     cudaMalloc ((void **)&B d, size);
14
     cudaMalloc ((void **)&C d, size);
15
     cudaMemcpy (A d, A, size, cudaMemcpyHostToDevice);
16
     cudaMemcpy (B d, B, size, cudaMemcpyHostToDevice);
17
18
19
     vecAddKernel<<<ceil(n/1024.0), 512>>> (A d, B d, C d, n);
     cudaMemcpy (C, C d, size, cudaMemcpyDeviceToHost);
20
21 }
```

If the size of the vectors is 50,000 elements, identify the block number(s) that will have control divergence. (Assume the index is starting from 0)

- ☐ Block 47
- ☐ Block 48
- ☐ Both A and B
- ☐ Neither A or B

Part 1k (**2 points**) If the size of the vectors is 50,000 elements, which lines in the kernel code will experience control divergence?

- ☐ line 5
- line 7
- both line 5 and line 7
- ☐ None of the above

Part 11 (2 points) Again, consider the vector add kernel from part j. If the size of the vectors is *num* elements, identify the number of warps that will have control divergence.

- \square 0 or 1
- □ 1 or 2
- \square 0 or 2
- \square ceil(num/1024)
- ☐ None of the above

Name:	NetID:

Problem 2 (18 points): Matrix Multiply

Following is part of a tiled 2D matrix multiplication CUDA kernel, similar to the one in MP3. However, instead of calculating a single element, each thread calculates a 2x2 section of the output matrix. Adjacent threads calculate adjacent sections. For example, thread (0,0) in the block (0,0) would calculate the (0,0), (0,1), (1,0), (1,1) elements in the output matrix. Likewise thread (1,0) in the block (0,0) would calculate the (2,0), (2,1), (3,0), (3,1) elements in the output matrix. When loading the tiles into the shared memory, each thread in the block will also load a 2x2 section of the corresponding tile.

```
1. #define BLOCK WIDTH 8
2. #define TILE WIDTH 16
  global
4. void matrixMultiplyShared(float *M, float *N, float *P,
                              int numMRows, int numMColumns, int numNRows,
5.
6.
                              int numNColumns, int numPRows, int numPColumns)
7. {
8.
       shared float Mds[TILE WIDTH][TILE WIDTH];
      shared float Nds[TILE WIDTH][TILE WIDTH];
9.
10.
11.
     int bx = blockIdx.x; int by = blockIdx.y;
12.
     int tx = threadIdx.x; int ty = threadIdx.y;
13.
14.
     // Identify the row and column of the first P element to work on
15.
     int Row = by * TILE WIDTH + ty * 2;
     int Col = bx * TILE WIDTH + tx * 2;
16.
17.
18.
     // Thread-local array to store 2x2 result of P
19.
     float Pvalue[2][2];
20.
     for (int j = 0; j < 2; ++j)
       for (int i = 0; i < 2; ++i)
21.
22.
         Pvalue[j][i] = 0;
23.
24.
     // number of iterations needed to loop over all tiles required
25.
     int ph count = ceil(numMColumns/(float)TILE WIDTH);
26.
27.
     // loop over the M and N tiles required to compute the P elements
     for (int ph = 0; ph < ph_count; ++ph) {</pre>
28.
       // Collaborative loading of M and N tiles into shared memory
29.
30.
       for (int j = 0; j < 2; ++j)
31.
         for (int i = 0; i < 2; ++i) {
32.
           if ((Row+j) < numMRows && (ph*TILE WIDTH+tx*2+i) < numMColumns)
33.
             Mds[ty*2+j][tx*2+i] = M[(Row+j)*numMColumns+ph*TILE WIDTH+tx*2+i];
34.
           else
35.
             Mds[ty*2+j][tx*2+i] = 0;
36.
           if ((ph*TILE WIDTH+ty*2+j) < numNRows && (Col+i) < numNColumns)
             Nds[ty*2+j][tx*2+i] = N[(ph*TILE WIDTH+ty*2+j)*numNColumns+Col+i];
37.
38.
           else
39.
             Nds[ty*2+j][tx*2+i] = 0;
40.
41.
         syncthreads();
42.
```

Name:	NetID:

```
43.
       // Calculate partial dot product for 2x2 array per thread
44.
       for (int k = 0; k < TILE WIDTH; ++k) {
45.
         for (int j = 0; j < 2; ++j)
           for (int i = 0; i < 2; ++i)
46.
47.
             Pvalue[j][i] += Mds[_____][____] * Nds[_____][____
48.
       }
49.
         syncthreads();
     } // ph loop
50.
51.
52.
     for (int j = 0; j < 2; ++j)
       for (int i = 0; i < 2; ++i)
53.
         if (Row + j < numPRows && Col + i < numPColumns)</pre>
54.
55.
           P[(Row + j) * numNColumns + Col + i] = Pvalue[j][i];
56. }
57.
58. // Below are some host code to calculate grid dim and block dim
59. dim3 grid dim(
60. dim3 block dim(BLOCK WIDTH, BLOCK WIDTH, 1);
```

```
Part 2a (12 points) Fill in the missing code in the 6 blanks above
```

2 point/blank

Sorry, no partial credit for line 47.

For line 59, to get full credit (4 points), you need to get three things correct.

- First is to correctly use floating point arithmetic so the result won't be off by 1 or stay as floating-point numbers.
- Second is to divide the Columns/Rows by the correct number, which could be TILE_WIDTH, or BLOCK_WIDTH * 2, or 16, or any equivalent equations.
- Third is to get the order of Columns/Rows correctly. It should be numPColumns or numNColumns for the first blank and numPRows or numMRows for the second column.

If you get two of the above three points correct, you get 2-point partial credit. If you only get one correct, sorry you get nothing.

Name:	NetID:
80 * 104 matrix and or vertical direction have control diverging.	Suppose we are using the above code to multiply two matrices M and N, where M is a d N is a 104* 80 matrix (here, an m*n matrix means a matrix with m elements in the y n and n elements in the x or horizontal direction), how many warps in the whole grid will gence during the loading of Mds? (Warp size is 32 threads) 0
Consider a tile in element in the ma and 8 columns. Gifirst four columns divergence in ever $80/16$ = $(5,5)$, the	the $104/16 = 6.5$, each block needs to go through 7 tiles in each of matrix M and N. the last column in matrix M. Only the first 8 columns in the tile corresponds to a valid strix. Since block size is 8 * 8 here, each block consists of 2 warps each with 4 rows wen the fact that each thread loads a $2*2$ section from the tile, only the threads in the of each warp will load from the matrix into the shared memory, causing control ry warp when loading Mds when ph_count = 6. Since the grid dimension is $(80/16$, here are 25 blocks total each with 2 warps with control divergence. Thus, there are 50 bl divergence in total.
	How many floating point operations (ADDs and MULTs) will each thread perform? 2 * numMColumns ADDs and 2 * numMColumns MULTs 2 * numMColumns ADDs and 2 * numMColumns MULTs 4 * numMColumns ADDs and 4 * numMColumns MULTs 4 * numMColumns ADDs and 4 * numMColumns MULTs None of the above ven for "None of the above" as numMColumns might not divide TILE WIDTH, causing
extra calculations.	ven for twone of the above as numivicolumns might not divide Till_wildfff, eadsing
	How many loads from global memory will each thread perform?
	ph_count * 2 ph_count * 4 ph_count * 8 ph_count * 16 None of the above

Note: Points are given for "None of the above" as there might be edge cases.

Problem 3 (30 points): Separable 2D Convolution

Under certain conditions, the 2D mask of a 2D convolution can be decomposed to two 1-D masks as shown in the below example. This is called a separable convolution.

$$\begin{bmatrix} -1 & 0 & 1 \\ -2 & 0 & 2 \\ -1 & 0 & 1 \end{bmatrix} * A = \begin{bmatrix} 1 \\ 2 \\ 1 \end{bmatrix} * \begin{bmatrix} -1 & 0 & 1 \end{bmatrix} * A$$

For convolutions that are separable, we can apply the two 1-D masks sequentially to the input matrix: first apply the horizontal 1-D mask to each element, generating an intermediate result. The apply the vertical 1-D mask on the intermediate result to generate the output matrix. In the following questions, you will work with kernel code that uses shared memory tiles to compute a separable 2D convolution. It uses Strategy 1 to load a tile's worth of the input to shared memory, then it computes the horizontal 1-D convolution of size MASK_WIDTHx1, and then the vertical convolution of 1xMASK_WIDTH. In the code, mask1 is the horizontal mask, mask2 is the vertical mask.

Part 3a (2 points): Consider the following input array A, and a 3x3 mask, decomposed into two 1D masks

$$mask = \begin{bmatrix} -1 & 0 & 1 \\ -2 & 0 & 2 \\ -1 & 0 & 1 \end{bmatrix}, \ decomposed \ masks = \begin{bmatrix} 1 \\ 2 \\ 1 \end{bmatrix}, [-1 \quad 0 \quad 1], A = \begin{bmatrix} 3 & 2 & 5 & 8 & 1 & 4 \\ 2 & 4 & 7 & 1 & 2 & 6 \\ 6 & 9 & 6 & 5 & 9 & 1 \\ 0 & 4 & 7 & 2 & 8 & 5 \\ 9 & 3 & 1 & 3 & 4 & 8 \\ 7 & 4 & 9 & 2 & 1 & 4 \end{bmatrix}$$

Assume we are using a CUDA kernel has an output tile width of 2. Calculate values for tile (1,1), i.e., tile= $\begin{bmatrix} 6 & 5 \\ 7 & 2 \end{bmatrix}$ after the horizontal mask = $\begin{bmatrix} -1 & 0 & 1 \end{bmatrix}$ is applied.

Answer:
$$\begin{bmatrix} -4 & 3 \\ -2 & 1 \end{bmatrix}$$

Part 3b (**2 points**): Calculate the output values for tile (1, 1). That is, apply the vertical mask to the results from **part 3a**. Hint: ensure that all values used for this convolution have been first convolved by the horizontal mask.

Answer:
$$\begin{bmatrix} -13 & 2 \\ -8 & 8 \end{bmatrix}$$

Part 3c (20 points) In the following questions, you will work with kernel code that uses shared memory tiles to compute a separable 2D convolution by applying two 1-D convolutions. It uses Strategy 1 to load a tile's worth of the input to shared memory, then it computes the horizontal 1-D convolution of size MASK_WIDTHx1, and then the vertical convolution of 1xMASK_WIDTH. In the code, mask1 is the horizontal mask, mask2 is the vertical mask. Fill in the blanks in the code to complete the kernel. There are 10 blanks in total.

```
1. #define MASK WIDTH 5
2. #define MASK RADIUS 2
3. #define INPUT TILE WIDTH 12
4. #define OUTPUT TILE WIDTH 8
5.
6.
7. __constant__ float mask1[MASK_WIDTH]; //horizontal mask
8. constant float mask2[MASK WIDTH]; //vertical mask
   global
10. void Separable2DConv(float *input, float *output, int x size, int y size)
11. {
        shared float input tile[INPUT TILE WIDTH][INPUT TILE WIDTH];
12.
13.
      int tx = threadIdx.x; int ty = threadIdx.y;
      int bx = blockIdx.x; int by = blockIdx.y;
14.
15.
16.
      //output index
17.
      int row o = by * OUTPUT TILE WIDTH + ty;
18.
      int col o = bx * OUTPUT TILE WIDTH + tx;
19.
20.
      // load input tile into shared memory
      int num iters = 2 or ceil(INPUT TILE WIDTH/OUTPUT TILE WIDTH);
21.
      for(int i = 0; i< num iters; i++){</pre>
22.
        for(int j = 0; j<num iters; j++){</pre>
23.
24.
          int row i = row o - MASK RADIUS + i * OUTPUT TILE WIDTH;
25.
          int col i = col o - MASK RADIUS + j * OUTPUT TILE WIDTH;
26.
27.
          int tile y idx = ty + i* OUTPUT TILE WIDTH;
          int tile x idx = tx + j* OUTPUT TILE WIDTH;
28.
          if(tile y idx < INPUT TILE WIDTH && tile x idx < INPUT TILE WIDTH) {
29.
30.
            if(row i \ge 0 && row i < y size && col i \ge 0 && col i < x size)
31.
               input tile[tile y idx][tile x idx] = input[row i*x size +col i];
32.
            else
33.
               input tile[tile y idx][tile x idx] = 0;
34.
          }
35.
        }
36.
37.
        syncthreads();
38.
39.
      float val;
40.
      for(int iter = 0; iter < num iters; iter++){</pre>
41.
        val = 0.0;
42.
        int y index = ty + iter*OUTPUT TILE WIDTH;
        for(int k =0; k< MASK WIDTH; k++)</pre>
43.
44.
          if( y index < INPUT TILE WIDTH)</pre>
45.
            val += mask1[k] * input tile[y index][tx+k];
46.
        if( y index < INPUT TILE WIDTH )</pre>
```

Name:	NetID:

```
47.
48.
           input tile[y index][tx] = val;
49.
      }
50.
      val = 0.0;
51.
      for(int k =0; k< MASK WIDTH; k++){</pre>
52.
         val += mask2[k] * input tile[ty+k][tx];
53.
      if(row o < y size && col o < x size)</pre>
54.
55.
         output[row_o * x_size + col_o] = val;
56. }
57.
58.
```

Answer: see the corresponding blanks.

Part 3d (4 points) The code above is incorrect in that it lacks synchronization. Please specify where __syncthreads() is required for correct execution, by stating which line numbers in the code the __syncthreads() should appear after. For the sake of efficiency, we want to execute as few __syncthreads() as possible. Hint: more than one __syncthreads() is required.

Answer: After line 45
After line 49 (after line 48 is also correct but less efficient).

Part 3e (2 points) Provide 1 possible advantage and 1 possible disadvantages of using separable masks over a standard 2D convolution?

Answer:

Pros: less computation, less constant memory required, etc Cons: More divergence, more __syncthreads() required, not all masks are separable, etc Any reasonable answer (not overly vague or incorrect) will be accepted.

Name:	NetID:
Problem 4	(28 points): Machine Learning
	pints): Choose the proper responses for the questions below. No partial credit will be answer is partially correct, or wrong.
1.	Mark all statements below that are true.
	 □ A multi-layer perceptron can learn the XOR function □ A single-layer perceptron can learn the XOR function □ A convolutional layer has a smaller receptive field than a fully connected layer □ The learning process involves finding weights and biases that minimize the loss function
2.	Mini-batch stochastic gradient descent generally converges to the optimized point faster than batched stochastic gradient descent. True False

3.

☐ True ☐ False


Unlike classical machine learning algorithms, deep learning does not require hand-designed features.

Name:	 NetID:	

Part 4b (8 points): You are required to implement optimized multi-layer perceptron with 3 layers as shown in the figure. (NOTE: Image is not scaled to dimension). It takes input x gray scale image of size 16x16 and has 10 classes for output y, each representing a digit. The inputs and outputs are represented as linearized vectors, x and y. The hidden layer h has 100 neurons in it. The overall equation of the model can be given by

$$h = \sigma(W_1x + b_1)$$
$$y = \sigma(W_2h + b_2)$$

Where b_1 and b_2 are vectors holding the bias values, and W_1 and W_2 are weight matrices, and the function σ is the sigmoid function.




Fill in the dimensions in the following table, based on the architecture of the network:

Q1	Dimension of $oldsymbol{b_1}$	[100, 1]
Q2	Dimension of $oldsymbol{b_2}$	[<u>10</u> , 1]
Q3	Dimension of $\pmb{W_1}$	[<u>100</u> , <u>256</u>]
Q4	Dimension of \pmb{W}_2	[<u>10</u> , <u>100</u>]

Name:	NetID:	

Part 4c (8 points): You realize the both forward-pass equations (for h and y) are the same computation, but with different input dimensions. You want to use a single GPU kernel general enough to perform both. You can disregard the sigmoid function σ for this question. Please complete below code base to complete the implementation in column-major layout weight matrix. The figure below shows the thread access pattern for the column major layout in a 4x3 example.



```
global
2. void fc col(float *y, const float *x, const float *w, const float *b, const
   int ySize, const int xSize) {
3.
4.
      int tx = blockDim.x * blockIdx.x + threadIdx.x;
5.
      int gx = gridDim.x * blockDim.x;
6.
7.
      for( int o = tx; o < ySize; o += gx){
8.
          float sum =0;
9.
          for( int i =0; i< xSize; i++){</pre>
10.
11.
                 sum += x[\underline{i}] * w[\underline{o} * xSize + i];
12.
          }
13.
14.
          y[o] = sum + b[o];
15.
       }
16.}
```

Part 4d (2 points): Based on the code in 4c, are the weight matrix accesses coalesced?

Answer: No, if assuming row-major layout.
Yes, if assuming column-major layout.

Name:	NetID:

Part 4e (4 points): Your partner for ECE 408 optimized the code in 4c by using shared memory for the input matrix (x). However, his implementation has bugs. What changes do you need to make on the code below to make it correct? You can modify, add, or delete lines in the code. Please note that you may not need all the empty lines below and overly complex answers will result in lost points. Assume all the indices with \$ means the same indices you answered in 4c.

```
2. void fc col shared(float *y, const float *x, const float *w, const float *b,
   const int ySize, const int xSize) {
3.
4.
       shared x shared[xSize];
5.
       int tx = blockDim.x * blockIdx.x + threadIdx.x;
6.
       int gx = gridDim.x * blockDim.x;
7.
8.
9.
       for (int s = tx; s < xSize; s += gx) {
10.
         if (s < xSize)
11.
           x \text{ shared}[s] = x[s];
12.
         else
13.
           x \text{ shared}[s] = 0;
14.
       }
15.
16.
       for (int o = tx; o < ySize; o += gx) {
17.
         float sum =0;
18.
         for( int i =0; i< xSize; i++) {</pre>
19.
20.
           sum += x shared[\$] * w[\$];
21.
         }
22.
23.
         y[\$] = sum + b[\$];
24.
      }
25.
```

#