

# CMP\_BIST\_CTRL

## REVISION HISTORY

Revision Number	Date	Description of Change	Author
V0.0	11/2/2022	Draft version	Shaoqiang

## Table of Content

CMP_BIST_CTRL.....	2
Introduction.....	2
Main features.....	2
Functional Details.....	3
Block Diagram .....	3
I/O description.....	3
Fault detect.....	4

## CMP\_BIST\_CTRL

### Introduction

CMP\_BIST\_CTRL is mainly used for functional safety to check whether VAA\_OVUV, VDD\_OVUV\_BIST, CP\_OVUV, AGND\_OW fault can be generated correctly.

### Main features

The CMP\_BIST\_CTRL module has the following features:

- Supports output 400us BIST\_REF\_EN high pulse and 200us BIST\_REF\_EN\_EARLY high pulse when BIST\_GO is detected (HWSR2\_CMP\_BIST\_CTRL)
- CMP\_BIST\_CTRL shall be reset when CLK\_32M\_OK is low (HWSR1\_CMP\_BIST\_CTRL)  
Supports output clr\_BIST\_GO after BIST\_GO is detected (HWSR3\_CMP\_BIST\_CTRL)
- Before BIST\_REF\_EN\_EARLY turns low, CMP\_BIST\_CTRL shall check if VAA\_OVUV, VDD\_OVUV\_BIST, CP\_OVUV, AGND\_OW are all 1 within 50us, if any is 0, output CMP\_FLT (HWSR4\_CMP\_BIST\_CTRL)

## Functional Details

### Block Diagram




Fig 1 CMP\_BIST\_CTRL Block Diagram

### I/O description

Table 1 CMP\_BIST\_CTRL I/O description

Pin Name	Direction	Duration	Width	Description
<b>BIST_GO</b>	I	N/A	1b'	To start CMP_BIST_CTRL
<b>VAA_OV</b>	I	N/A	1b'	VAA_OV fault
<b>VAA_UV</b>	I	N/A	1b'	VAA_UV fault
<b>CP_OV</b>	I	N/A	1b'	CP_OV fault
<b>CP_UV</b>	I	N/A	1b'	CP_UV fault
<b>AGND_OW</b>	I	N/A	1b'	AGND_OW fault
<b>VDD_OV_BIST</b>	I	N/A	1b'	VDD_OV_BIST fault
<b>VDD_UV_BIST</b>	I	N/A	1b'	VDD_UV_BIST fault
<b>CLK_32M_OK</b>	I	N/A	1b'	CMP_BIST_CTRL shall be reset when CLK_32M_OK is low
<b>CLK_REG_SC</b>	I	N/A	1b'	Clock for CMP_BIST_CTRL
<b>resetb_SR_CLK_REG</b>	I	N/A	1b'	Reset signal
<b>clr_BIST_GO</b>	O	1	1b'	To clear BIST_GO

		CLK_REG_SC		
<b>CMP_FLT</b>	O	1 CLK_REG_SC	1b'	Detect CMP_BIST fault
<b>BIST_REF_EN</b>	O	400 us	1b'	Output 400us BIST_REF_EN high pulse
<b>BIST_REF_EN_EARLY</b>	O	200us	1b'	Output 200us BIST_REF_EN_EARLY high pulse

### Fault detect

(HWSR1\_CMP\_BIST\_CTRL, HWSR2\_CMP\_BIST\_CTRL, HWSR3\_CMP\_BIST\_CTRL, HWSR4\_CMP\_BIST\_CTRL)




Fig 2 Waveform diagram of CMP\_BIST\_CTRL

When CB\_GO arrives, CMP\_BIST\_CTRL outputs 400ns BIST\_REF\_EN and 200ns BIST\_REF\_EN\_EARLY. At the two CLK\_REG\_SC cycles before BIST\_REF\_EN\_EARLY disappears, CMP\_BIST\_CTRL will detect all faults. If any FAULT is 0, CMP\_FALUT will be generated, indicating that FALUT cannot be generated correctly for the module.