# CB\_CTRL

# **REVISION HISTORY**

Revision Number	Date	Description of Change	Author
V0.0	9/23/2022	Draft version	Shaoqiang
V0.1	10/11/2022	Change to Design Spec	Shaoqiang

# **Table of Content**

CB CTRL	
Introduction	
Main features	
Functional Details	3
Block Diagram	3
I/O description	4
State Machine	
Mode Selection	6
Pause and Stop Control	7
Internal Pulse Width Modulation	8
Fault Detection	8

# **CB CTRL**

#### Introduction

Balancing the cells maximizes the capacity of the battery pack and ensures that all energy is available, increasing the life of the battery. CB\_CTRL (Cell Balance Control) module provides programmable cell balancing time thresholds for each cell channel, when the timer hits any programmed time threshold, balancing for that channel is stopped (the timer continues to count and the balancing current is turned off).

#### **Main features**

The CB CTRL module has the following features:

- Supports up to 18 cell channels at the same time (HWR001 CB CTRL)
- Supports both automatic channel selection and manual channel selection (HWR001\_CB\_CTRL)
- Supports start (timer shall start to count and the balance current shall be on) working by register bit (HWR001 CB CTRL)
- Supports outputs CB\_CH\_EN only when CB\_GO is detected (HWR003\_CB\_CTRL)
- Supports separate threshold setting for each cell channel (HWR005 CB CTRL)
- Timer of balance supports be held if the JOT is H when JOT EN is high (HWR006 CB CTRL)
- •Supports being paused when any thermal sensor channel is over programmable CB\_OT threshold by register bit (HWR007\_CB\_CTRL)
- •Supports being paused manually by register (HWR008 CB CTRL)
- •Supports being paused when channel voltage ADC measurement is ongoing (HWR009 CB CTRL)
- •Supports being stopped when any unmasked fault flag is set in register (HWR010\_CB\_CTRL)

  The odd group and even group of battery cell channels support being switched alternately during automatic mode (HWR011\_CB\_CTRL)
- •Supports programmable average cell balance current by register bit (HWR012 CB CTRL)
- •Provides balance current on/off indication (excluding on/off due to averaging) for each channel by register bit(HWR013 CB CTRL)
- •Supports configuration error detection

# **Functional Details**

## **Block Diagram**

# (HWR001 CB CTRL)




Fig 1CB CTRL Block Diagram

CB\_CTRL supports cell balancing of up to 18 channels. Only enabled channels can be balanced. The schematic diagram of CB\_CTRL is shown in Fig 1.CB\_CTRL uses shadow register internally. Except for CBFET\_ENn(n=1-18) and CB\_MANU\_PAUSE, CB will update the configuration of the register to the shadow register when CB\_GO arrives. For example, CB\_MUNAL is updated by CB\_MUNAL\_REG. Specially, CBFET\_ENn shall update with CBFET\_EN\_REGn when CB\_GO only if settings are correct. CB\_CTRL supports automatic channel selection and manual channel selection. Channel will stop balancing when reaches the threshold. When all the set channels reach the corresponding threshold, the CB will stop working.

# I/O description

Table 1 CB\_CTRL I/O description

Pin Name	Direction	Width	Duration	Description
FLT_WAKE	I	1b'	N/A	1: to stop CB_CTRL when
	1		FLT_STOP_EN =1'b1	
D2A_CELL_ADC_	I	1b'	N/A	1: to hold CB_CTRL when
EN		10		ADC_PAUSE_EN =1'b1
JOT	Ι	1b'	N/A	1: to hold CB_CTRL when JOT_EN =1'b1
GPIO_CBOT	I	1b'	N/A	1: to hold CB_CTRL when
				GPIO_CBOT_EN =1'b1
CBFET_EN_REG	Ι	18b'	N/A	CB_EN Input of 18 channels
CB GO	I	1b'	N/A	To start CB_CTRL and load
_		10		CB_Setting_REG
CB_MANUAL_RE	I	1b'	N/A	CB mode select, 1: manual, 0:automatic
G	_			
JOT_EN_REG	I	1b'	N/A	enable JOT to pause CB_CTRL
GPIO_CBOT_EN_	I	1b'	N/A	enable GPIO_CBOT to pause CB_CTRL
REG				
ADC_PAUSE_EN_	I	1b'	N/A	enable ADC_EN to pause CB_CTRL
REG	I		N/A	pause CB CTRL
CB_MANU_PAUSE	1	1b'	N/A	
FLT_STOP_EN_RE	I	41.	N/A	enable FLT_WAKE to stop CB_CTRL, stop CB EN, and wait for another CB GO
G	1	1b'	IV/A	when FLT WAKE is "L"
CB TO THRESH				when TET_WAKE is E
REG1-18	I	10b'	N/A	CB threshold time about each channel
	I	1b'	N/A	unit of CB TO THRESH REG
				in automatic mode, indicate odd/even
CB_PERIOD_REG	I	3b'	N/A	covert time, 5s-30min, 8steps
				refer to competitor spec
				after CB_GO,CB_CTRL output
CB_TWARN_THR	I	4b'	N/A	CB_TWARN_THRESH to analog, don't
ESH_REG				need other operation
CD DUTY DEC	T	21. 7	NT/A	duty of internal PWM, shall cover 12.5%-
CB_DUTY_REG	I	3b'	N/A	100%, 8steps

				period is 200ms
CLK_OUT_SC	I	1b'	N/A	system clock
CLK_CB_SC	Ι	1b'	N/A	function clock, 256K
resetb_SR_CLK_O UT	I	1b'	N/A	reset use for CB_EN
resetb_SR_CLK_SL OW	I	1b'	N/A	reset use for CLK_CB_SC
CB_EN	О	1b'	>1 CLK_CB_SC	"H" when detect CB_GO and "L" when all CH_DONE
CB_CONF_FLT	О	1b'	1 CLK_CB_SC	>2 consecutive channels turn on in CBFET_EN
clr_CB_GO	0	1b'	>1 CLK_CB_SC	output to clear CB_GO
CB_ODD_CNT	О	10b'	>=1 CLK_CB_SC	odd/even is same in manual mode, is different in automatic mode, counter of odd group
CB_EVEN_CNT	О	10b'	>=1 CLK_CB_SC	counter of even group
CB_EN_FULL_DU TY	О	18b'	>=1 CLK_CB_SC	output CB_CH_EN with full duty
CB_TWARN_THR ESH[3:0]	О	4b'	>1 CLK_CB_SC	after CB_GO,CB_CTRL output CB_TWARN_THRESH to analog, don't need other operation
CB_CH_EN	О	18b'	>=1 CLK_CB_SC	output CB_CH_EN after &PWM

#### **State Machine**




Fig 2 State machine of detect configuration error

This state machine is mainly used to detect whether there is configuration error. That is, in manual mode, three consecutive adjacent channels are enabled. If this error occurs, CB\_CTRL will be generated CB\_CONF\_FLT. After CB\_GO is synchronized, CB\_CTRL does not immediately enter the battery balance time, but requires fault detection first. Fault detection needs to detect a maximum of 18 channels, that is, 18 CLK\_CB\_SC.

#### **Mode Selection**

(HWR005\_CB\_CTRL, HWR009\_CB\_CTRL)




Fig 3Waveform diagram of CB CTRL in automatic mode

CB\_CTRL can select the working mode by configuring CB\_MANUL\_REG, which is divided into automatic mode (CB\_MANUL=0) and manual mode (CB\_MANUL=1). For automatic mode, the enabled channels are divided into odd or even channel groups according to the channel number, and each group is cell-balanced in turn according to CB\_PERIOD, as show in Fig2. In manual mode, CB will no longer distinguish between odd and even groups, the CB\_ODD\_CNT and CB\_EVEN\_CNT counter will count together, and CB\_PERIOD will no longer work. When the counter reaches the threshold of the enabled channel, the channel will be closed, and when the counter reaches the threshold time of all channels, the CB stops working.

Channel
Number

Automatic
Mode

Manual Mode

Even Group

Odd Group

2,4,6,8,10,12,14,16,18

Always Start Firstly
Always Start Secondly

Always Start Secondly

Table1. Grouping Details

Note: In automatic mode, even group always start counting firstly.

## **Pause and Stop Control**

(HWR006\_CB\_CTRL, HWR007\_CB\_CTRL, HWR008\_CB\_CTRL, HWR009\_CB\_CTRL, HWR010\_CB\_CTRL)

CB\_CTRL supports pausing or stopping during cell balancing. When suspending, turn off the corresponding suspend signal, CB\_CTRL can resume work, but can only be restarted by CB\_GO after stopping.

Table2. Conditions for pause and stop of CB

	Pause	Stop
1	CB_MUNU_PAUSE_REG	
2	D2A_CELL_ADC_EN & ADC_PAUSE_EN_REG	FLT_WAKE
3	JOT & JOT_EN_REG	&FLT_STOP_EN_REG
4	GPIO_CBOT &GPIO_CBOT_EN_REG	

## **Internal Pulse Width Modulation**

# (HWR012\_CB\_CTRL, HWR013\_CB\_CTRL)

CB supports pulse width modulation (PWM) of CB\_EN\_FULL\_DUTY. The period after PWM is fixed at 200ms, and there are 8 kinds of adjustable duty cycles, which are controlled by CB\_DUTY\_REG.




Fig 3 Schematic diagram of a PWM with a duty cycle of 1/2

## **Fault Detection**

When CB\_MUAL is configured to 1(manual mode), a configuration error judgment will be carried out. If there is a configuration error, CB\_CTRL will immediately end and generate CB\_CONF\_FLT. When CB\_CONF\_FLT\_MSK is 0, CB\_CONF\_FLT will be written to the FAULT register.