

# OVUV\_OTUT\_CMP

## REVISION HISTORY

Revision Number	Date	Description of Change	Author
V0.0	9/21/2022	Draft version	Su Aixue

## Table of Contents

OVUV_OTUT_CMP .....	2
Introduction.....	2
Register Definition .....	2
Register Map .....	2
OVUV_OTUT_CONF1.....	3
OVUV_OTUT_CONF2.....	3
OVUV_OTUT_CONF3.....	3
OVUV_OTUT_CONF4.....	4
OVUV_OTUT_CONF5.....	4
OVUV_OTUT_CONF6.....	4
OVUV_OTUT_CONF7.....	5
CB_CONF1.....	5
CB_CONF2.....	6
TWARN_CONF.....	6
ADC_CTRL .....	6
Function Details .....	6
Block Diagram .....	6
OVUV_OTUT_CMP IO Descriptions.....	7
OVUV_OTUT_CMP Key Signal Descriptions .....	8
OVUV_OTUT_CMP Function Descriptions .....	9

## OVUV\_OTUT\_CMP

### Introduction

The OVUV\_OTUT\_CMP is a 31-channel comparator. The comparator can generate fault warning signal when the chip is over-voltage, under-voltage, over-temperature, and under-temperature. Thus, it can be applied to protect the chip from entering into abnormal working state.

The OVUV\_OTUT\_CMP module has the following features:

- Latch OVUV\_OTUT\_EN\_REG, CELL\_OV\_THRESH\_REG, CELL\_UV\_THRESH\_REG, GPIO\_OTUT\_THRESH\_SEL\_REG, GPIO\_OT\_PACK\_THRESH\_REG, GPIO\_OT\_PCB\_THRESH\_REG, GPIO\_UT\_PACK\_THRESH\_REG, GPIO\_UT\_PCB\_THRESH\_REG, CB\_OT\_PACK\_THRESH\_REG, CB\_OT\_PCB\_THRESH\_REG, OVUV\_DEGL\_REG to OVUV\_OTUT\_EN, CELL\_OV\_THRESH, CELL\_UV\_THRESH, GPIO\_OTUT\_THRESH\_SEL, GPIO\_OT\_PACK\_THRESH, GPIO\_OT\_PCB\_THRESH, GPIO\_UT\_PACK\_THRESH, GPIO\_UT\_PCB\_THRESH, CB\_OT\_PACK\_THRESH, CB\_OT\_PCB\_THRESH, OVUV\_DEGL once MON\_WAKE\_GO or ADC\_GO\_DLY is high; ([HWR001\\_OVUV\\_OTUT\\_CMP](#))
- Compare ADC\_DATA\_LPF with CELL\_OV\_THRESH and CELL\_UV\_THRESH when RR\_END is high, and output CELL\_OVUV according to OVUV\_DEGL when OVUV\_OTUT\_EN is high; ([HWR002\\_OVUV\\_OTUT\\_CMP](#))
- Compare OTH\_ADC\_DATA with GPIO\_OT\_PACK\_THRESH, GPIO\_OT\_PCB\_THRESH, GPIO\_UT\_PACK\_THRESH, GPIO\_UT\_PCB\_THRESH, CB\_OT\_PACK\_THRESH, CB\_OT\_PCB\_THRESH according to GPIO\_OTUT\_THRESH\_SEL when RR\_END is high, and output GPIO\_OTUT, GPIO\_CBOT when OVUV\_OTUT\_EN is high; ([HWR003\\_OVUV\\_OTUT\\_CMP](#))
- Reset when OVUV\_OTUT\_EN is low; ([HWR004\\_OVUV\\_OTUT\\_CMP](#))
- Output CELL\_OVUV until counter=OVUV\_DEGL; ([HWR005\\_OVUV\\_OTUT\\_CMP](#))
- The counter will +1 when fault is detected; ([HWR005\\_OVUV\\_OTUT\\_CMP](#))
- The max of counter is OVUV\_DEGL; ([HWR005\\_OVUV\\_OTUT\\_CMP](#))
- The counter will -1 when fault is not detected; ([HWR005\\_OVUV\\_OTUT\\_CMP](#))
- Update TWARN\_THRESH\_REG into TWARN\_THRESH when ADC\_GO\_DLY or MON\_WAKE\_GO is high; ([HWSR1\\_OVUV\\_OTUT\\_CMP](#))
- Compare the gap between OTH\_ADC\_DATA with TWARN\_THRESH when RR\_END is high; (Once over range, output TWARN) ([HWSR2\\_OVUV\\_OTUT\\_CMP](#))
- TWARN TWARN\_THRESH covers from 110°C to 145°C, 5°C step; ([HWSR2\\_OVUV\\_OTUT\\_CMP](#))
- OVUV\_OTUT\_EN is ignored when TWARN comparison. ([HWSR3\\_OVUV\\_OTUT\\_CMP](#))

### Register Definition

#### Register Map

Table 11 OVUV\_OTUT\_CMP Register Map

ADDRESS	NAME	DESCRIPTION	RESET VALUE
<b>OVUV_OTUT_CMP</b>			
0x0000	<b>OVUV_OTUT_CONF1</b>	OVUV_OTUT_CMP configuration register 1	0x80
0x0001	<b>OVUV_OTUT_CONF2</b>	OVUV_OTUT_CMP configuration register 2	0x60

0x0002	<b>OVUV_OTUT_CONF3</b>	OVUV_OTUT_CMP configuration register 3	0x60
0x0003	<b>OVUV_OTUT_CONF4</b>	OVUV_OTUT_CMP configuration register 4	0x7E
0x0004	<b>OVUV_OTUT_CONF5</b>	OVUV_OTUT_CMP configuration register 5	0x7E
0x0005	<b>OVUV_OTUT_CONF6</b>	OVUV_OTUT_CMP configuration register 6	0x00
0x0006	<b>OVUV_OTUT_CONF7</b>	OVUV_OTUT_CMP configuration register 7	0x00
0x0007	<b>CB_CONF1</b>	CB configuration register 1	0x7F
0x0008	<b>CB_CONF2</b>	CB configuration register 2	0x78
0x000A	<b>TWARN_CONF</b>	TWARN configuration register	0x03
0x1FF6	<b>ADC_CTRL</b>	ADC control register	0x00

## OVUV\_OTUT\_CONF1

Register 1. OVUV\_OTUT\_CONF1 (OVUV\_OTUT\_CMP configuration register 1, offset 0x0000)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	<b>OVUV_OTUT_EN</b>	R/W	1'b1	OVUV_OTUT_CMP Enable Bit 0: Disable 1: Enable
6:5	<b>REV</b>	R	2'b00	Reserved
4:0	<b>OVUV_DEGL</b>	R/W	5'h00	OVUV_OTUT_CMP Deglitch Number 0 0000:1 0 0001:2 0 0010:3 ... 1 1111:32

## OVUV\_OTUT\_CONF2

Register 2. OVUV\_OTUT\_CONF2 (OVUV\_OTUT\_CMP configuration register 2, offset 0x0001)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	<b>REV</b>	R	1'b0	Reserved
6:0	<b>OV_THR</b>	R/W	7'h60	Over-voltage Threshold 000 0000:2V 000 0001:2.025V 000 0010:2.05V ... 111 0111:4.975V 111 1000-111 1111:5V

## OVUV\_OTUT\_CONF3

Register 3. OVUV\_OTUT\_CONF3 (OVUV\_OTUT\_CMP configuration register 3, offset 0x0002)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	<b>REV</b>	R	1'b0	Reserved
6:0	<b>UV_THR</b>	R/W	7'h60	Under-voltage Threshold 000 0000:0.7V 000 0001:0.725V 000 0010:0.75V

				... 111 1111:3.875V
--	--	--	--	------------------------

## OVUV\_OTUT\_CONF4

Register 4. OVUV\_OTUT\_CONF4 (OVUV\_OTUT\_CMP configuration register 4, offset 0x0003)

BITS	NAME	ACCESS	RESET	DESCRIPTION
7:3	OT_PACK_THR	R/W	1'h0F	Over-temperature Threshold (PACK) 0 0000:5% 0 0001:6% ... 1 1111:36%
2:0	UT_PACK_THR	R/W	3'h6	Under-temperature Threshold (PACK) 000:76% 001:78% ... 111:90%

## OVUV\_OTUT\_CONF5

Register 5. OVUV\_OTUT\_CONF5 (OVUV\_OTUT\_CMP configuration register 5, offset 0x0004)

BITS	NAME	ACCESS	RESET	DESCRIPTION
7:3	OT_PCB_THR	R/W	1'h0F	Over-temperature Threshold (PCB) 0 0000:5% 0 0001:6% ... 1 1111:36%
2:0	UT_PCB_THR	R/W	3'h6	Under-temperature Threshold (PCB) 000:76% 001:78% ... 111:90%

## OVUV\_OTUT\_CONF6

Register 6. OVUV\_OTUT\_CONF6 (OVUV\_OTUT\_CMP configuration register 6, offset 0x0005)

BITS	NAME	ACCESS	RESET	DESCRIPTION
7	GPIO7_THR_SEL	R/W	1'b0	GPIO7 Threshold Select Bit 0: PACK 1: PCB
6	GPIO6_THR_SEL	R/W	1'b0	GPIO6 Threshold Select Bit 0: PACK 1: PCB
5	GPIO5_THR_SEL	R/W	1'b0	GPIO5 Threshold Select Bit 0: PACK 1: PCB

4	<b>GPIO4_THR_SEL</b>	R/W	1'b0	GPIO4 Threshold Select Bit 0: PACK 1: PCB
3	<b>GPIO3_THR_SEL</b>	R/W	1'b0	GPIO3 Threshold Select Bit 0: PACK 1: PCB
2	<b>GPIO2_THR_SEL</b>	R/W	1'b0	GPIO2 Threshold Select Bit 0: PACK 1: PCB
1	<b>GPIO1_THR_SEL</b>	R/W	1'b0	GPIO1 Threshold Select Bit 0: PACK 1: PCB
0	<b>GPIO0_THR_SEL</b>	R/W	1'b0	GPIO0 Threshold Select Bit 0: PACK 1: PCB

## OVUV\_OTUT\_CONF7

Register 7. OVUV\_OTUT\_CONF7 (OVUV\_OTUT\_CMP configuration register 7, offset 0x0006)

BITS	NAME	ACCESS	RESET	DESCRIPTION
7:4	<b>REV</b>	R	4'h0	Reserved
3	<b>GPIO11_THR_SEL</b>	R/W	1'b0	GPIO11 Threshold Select Bit 0: PACK 1: PCB
2	<b>GPIO10_THR_SEL</b>	R/W	1'b0	GPIO10 Threshold Select Bit 0: PACK 1: PCB
1	<b>GPIO9_THR_SEL</b>	R/W	1'b0	GPIO9 Threshold Select Bit 0: PACK 1: PCB
0	<b>GPIO8_THR_SEL</b>	R/W	1'b0	GPIO8 Threshold Select Bit 0: PACK 1: PCB

## CB\_CONF1

Register 8. CB\_CONF1 (CB configuration register 1, offset 0x0007)

BITS	NAME	ACCESS	RESET	DESCRIPTION
7:3	<b>CB_ROT_PACK_THR</b>	R/W	5'h0F	CB Over-temperature Threshold (PACK) 0 0000: 5% 0 0001: 6% ... 1 1111: 36%
2:0	--	--	--	--

## CB\_CONF2

Register 9. CB\_CONF2 (CB configuration register 2, offset 0x0008)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:3	CB_ROT_PCB_THR	R/W	5'h0F	CB Over-temperature Threshold (PCB) 0 0000: 5% 0 0001: 6% ... 1 1111: 36%
2:0	--	--	--	--

## TWARN\_CONF

Register 10. TWARN\_CONF (TWARN configuration register, offset 0x000A)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:3	REV	R	5'h00	Reserved
2:0	TWARN_THR	R/W	3'h3	TWARN Threshold 000:110°C 001:115°C ... 111:145°C

## ADC\_CTRL

Register 11. ADC\_CTRL (ADC control register, offset 0x1FF6)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	MON_WAKE_GO	R/W	1'b0	Mon-wake Starting Bit 0: Ready 1: Execute
6:3	REV	R	4'h0	Reserved
2:0	--	--	--	--

## Function Details

### Block Diagram

The main elements of OVUV\_OTUT\_CMP and their interactions are shown in Fig 1.




Fig 1. OVUV\_OTUT\_CMP Block Diagram

## OVUV\_OTUT\_CMP IO Descriptions

This section provides the OVUV\_OTUT\_CMP IO descriptions.

Table 2 OVUV\_OTUT\_CMP IO descriptions

Signal	Width	Duration	I/O	Default Value	Register
CLK_SLOW_SC	1	--	I	--	--
resetb_SR_CLK_SLOW	1	--	I	--	--

ADC_SGLE_GO_DLY	1	>1 CLK_SLOW_SC	I	--	--
ADC_CNTI_GO_DLY	1	>1 CLK_SLOW_SC	I	--	--
MON_WAKE_GO	1	>1 CLK_SLOW_SC	I	--	MON_WAKE_GO
OVUV_OTUT_EN_REG	1	--	I	--	OVUV_OTUT_EN
CELL_OV_THRESH_REG	7	--	I	--	OV_THR
CELL_UV_THRESH_REG	7	--	I	--	UV_THR
GPIO_OTUT_THRESH_SEL_REG	12	--	I	--	OVUV_OTUT_CONF6 OVUV_OTUT_CONF7
GPIO_OT_PACK_THRESH_REG	5	--	I	--	OT_PACK_THR
GPIO_OT_PCB_THRESH_REG	5	--	I	--	OT_PCB_THR
GPIO_UT_PACK_THRESH_REG	3	--	I	--	UT_PACK_THR
GPIO_UT_PCB_THRESH_REG	3	--	I	--	UT_PCB_THR
CB_OT_PACK_THRESH_REG	5	--	I	--	CB_ROT_PACK_THR
CB_OT_PCB_THRESH_REG	5	--	I	--	CB_ROT_PCB_THR
TWARN_THRESH_REG	3	--	I	--	TWARN_THR
OVUV_DEGL_REG	5	--	I	--	OVUV_DEGL
ADC_DATA_LPF_CH1— ADC_DATA_LPF_CH18	16	--	I	--	--
ADC_DATA_GPIO_CH1— ADC_DATA_GPIO_CH12	16	--	I	--	--
ADC_DATA_VPTAT	16	--	I	--	--
RR_END	1	16 CLK_ADC_SC	I	--	--
TWARN	1	--	O	1'b0	--
CELL_OV	18	--	O	18'h00000	--
CELL_UV	18	--	O	18'h00000	--
GPIO_OT	12	--	O	12'h000	--
GPIO_UT	12	--	O	12'h000	--
GPIO_CBOT	1	--	O	1'b0	--

## OVUV\_OTUT\_CMP Key Signal Descriptions

Table 3 OVUV\_OTUT\_CMP key signal descriptions

Signal	Width	Duration	Default Value	Description
OVUV_OTUT_CMP_START	1	2 CLK_SLOW_SC	1'b0	It represents starting comparing.
CMP_UNDERWAY	1	--	1'b0	The CMP_UNDERWAY = 1 when the RR_END_SYNC_POS (RR_END after synchronization and rising edge detection) appear. It lasts for 31 clock periods. It represents the comparing is underway. And when CMP_UNDERWAY = 1, the register value can not load in this module.
RELOAD_START	1	1 CLK_SLOW_SC	1'b0	When the rising edge of OVUV_OTUT_CMP_START is detected, the RELOAD_START = 1. And when the comparing is underway, the RELOAD_START is hold, and when the comparing is not underway, the RELOAD_START is cleared at the next clock edge. It is used to record the OVUV_OTUT_CMP_START requirement, and after comparing ends, enable loading register.



RELOAD_EN	1	1 CLK_SLOW_SC	1'b0	It is generated by RELOAD_START except the part of comparing being underway. It is used to enable loading register.
cmp_cnt	5	1 CLK_SLOW_SC	5'b0	It is used to record the number of data compared.
DEGL_TIME	1	1 CLK_SLOW_SC	1'b0	When all the data comparing ends, the DEGL_TIME pulse (1 clock period) is generated. When the DEGL_TIME = 1, the deglitch module is enabled.
UPDATED	1	1 CLK_SLOW_SC	1'b0	When the falling edge of CMP_UNDERWAY is detected, the UPDATED = 1. It is used to enable the road from comparator result to the result register in top module.

### OVUV\_OTUT\_CMP Function Descriptions

The OVUV\_OTUT\_CMP module has the following functions:

- Latch OVUV\_OTUT\_EN\_REG, CELL\_OV\_THRESH\_REG, CELL\_UV\_THRESH\_REG, GPIO\_OTUT\_THRESH\_SEL\_REG, GPIO\_OT\_PACK\_THRESH\_REG, GPIO\_OT\_PCB\_THRESH\_REG, GPIO\_UT\_PACK\_THRESH\_REG, GPIO\_UT\_PCB\_THRESH\_REG, CB\_OT\_PACK\_THRESH\_REG, CB\_OT\_PCB\_THRESH\_REG, OVUV\_DEGL\_REG to OVUV\_OTUT\_EN, CELL\_OV\_THRESH, CELL\_UV\_THRESH, GPIO\_OTUT\_THRESH\_SEL, GPIO\_OT\_PACK\_THRESH, GPIO\_OT\_PCB\_THRESH, GPIO\_UT\_PACK\_THRESH, GPIO\_UT\_PCB\_THRESH, CB\_OT\_PACK\_THRESH, CB\_OT\_PCB\_THRESH, OVUV\_DEGL once MON\_WAKE\_GO or ADC\_GO\_DLY is high; (Func 1) ([HWR001\\_OVUV\\_OTUT\\_CMP](#))
- Compare ADC\_DATA\_LPF with CELL\_OV\_THRESH and CELL\_UV\_THRESH when RR\_END is high, and output CELL\_OVUV according to OVUV\_DEGL when OVUV\_OTUT\_EN is high; (Func 2) ([HWR002\\_OVUV\\_OTUT\\_CMP](#))
- Compare OTH\_ADC\_DATA with GPIO\_OT\_PACK\_THRESH, GPIO\_OT\_PCB\_THRESH, GPIO\_UT\_PACK\_THRESH, GPIO\_UT\_PCB\_THRESH, CB\_OT\_PACK\_THRESH, CB\_OT\_PCB\_THRESH according to GPIO\_OTUT\_THRESH\_SEL when RR\_END is high, and output GPIO\_OTUT, GPIO\_CBOT when OVUV\_OTUT\_EN is high; (Func 3) ([HWR003\\_OVUV\\_OTUT\\_CMP](#))
- Reset when OVUV\_OTUT\_EN is low; (Func 4) ([HWR004\\_OVUV\\_OTUT\\_CMP](#))
- Output CELL\_OVUV until counter=OVUV\_DEGL; (Func 5) ([HWR005\\_OVUV\\_OTUT\\_CMP](#))
- The counter will +1 when fault is detected; (Func 6) ([HWR005\\_OVUV\\_OTUT\\_CMP](#))
- The max of counter is OVUV\_DEGL; (Func 7) ([HWR005\\_OVUV\\_OTUT\\_CMP](#))
- The counter will -1 when fault is not detected; (Func 8) ([HWR005\\_OVUV\\_OTUT\\_CMP](#))
- Update TWARN\_THRESH\_REG into TWARN\_THRESH when ADC\_GO\_DLY or MON\_WAKE\_GO is high; (Func 9) ([HWSR1\\_OVUV\\_OTUT\\_CMP](#))
- Compare the gap between OTH\_ADC\_DATA with TWARN\_THRESH when RR\_END is high; (Once over range, output TWARN) (Func 10) ([HWSR2\\_OVUV\\_OTUT\\_CMP](#))
- TWARN TWARN\_THRESH covers from 110°C to 145°C, 5°C step; (Func 11) ([HWSR2\\_OVUV\\_OTUT\\_CMP](#))
- OVUV\_OTUT\_EN is ignored when TWARN comparison. (Func 12) ([HWSR3\\_OVUV\\_OTUT\\_CMP](#))

Above functions can be found in the following timing diagrams. Among them, Fig 2 is about data loading from registers, Fig 3 is about “UV” and “OT”, Fig 4 is about “OV” and “UT”, Fig 5 is about “CBOT” and “TWARN”.

Func 1 & Func 9: Sample the value of OVUV\_OTUT\_CMP\_START (its generation can be found in Fig 1) using CLK\_SLOW\_SC. When the high level of OVUV\_OTUT\_CMP\_START is detected, the value of OVUV\_OTUT\_EN, CELL\_OV\_THRESH, CELL\_UV\_THRESH, GPIO\_OTUT\_THRESH\_SEL,

GPIO\_OT\_PACK\_THRESH, GPIO\_OT\_PCB\_THRESH, GPIO\_UT\_PACK\_THRESH, GPIO\_UT\_PCB\_THRESH, CB\_OT\_PACK\_THRESH, CB\_OT\_PCB\_THRESH, OVUV\_DEGL will be set to the value of corresponding registers.

Func 2 & Func 3 & Func 10: Complement it using TDM (Time Division Multiplexer) method. When the posedge of RR\_END is detected, CMP\_UNDERWAY is set to 1 and the counter starts to count. When the counter value is 31, the CMP\_UNDERWAY and the counter is cleared at the next clock posedge. The different counter values are corresponding to different channels. If deglitch is needed, the deglitch will be accomplished when counter value = 20.




Fig 2. OVUV\_OTUT\_CMP Timing Diagram 1




Fig 3. OVUV\_OTUT\_CMP Timing Diagram 2

