



CSCI-GA.3033-012

Graphics Processing Units (GPUs): Architecture and Programming

Lecture 3: Modern GPUs A Hardware Perspective

Mohamed Zahran (aka Z) mzahran@cs.nyu.edu http://www.mzahran.com






Modern GPU Hardware


- GPUs have many parallel execution units and higher transistor counts, while CPUs have few execution units and higher clock speeds
- A GPU is for the most part deterministic in its operation (quickly changing).
- GPUs have much deeper pipelines (several thousand stages vs 10-20 for CPUs)
- GPUs have significantly faster and more advanced memory interfaces as they need to shift around a lot more data than CPUs

Single-Chip GPU vs Supercomputers




Evolution of Intel Pentium


Pentium I




Chip area breakdown





Pentium II







Pentium III






Pentium IV






Extrapolation of Single Core CPU

If we extrapolate the trend, in a few generations, Pentium will look like:




Evolution of Multi-core CPUs


Penryn




Chip area breakdown





Bloomfield







Gulftown






Beckton







Let's Take a Closer Look




Less than 10% of total chip area is used for the real execution.


How About ...








Simplified Diagram




Yellow parts are programmable

This is What We Saw



This is how we expose GPU as parallel processor.




Scalar vs Vector vs Threaded


```
Scalar program
float A[4][8];
do-all(i=0;i<4;i++){</li>
do-all(j=0;j<8;j++){</li>
A[i][j]++;
}
}
```

Vector Program


Vector width is exposed to programmers.



Vector if width 8



Multithreaded: (4x1)blocks – (8x1) threads




Each thead block contains 8 x 1 threads

Thread

Multithreaded: (2x2)blocks – (4x2) threads

Grid

kernelF contains 2 x 2 thread blocks




Thread 🕴


Thread Block thread thread thread thread 0,0 0,1 0,2 0,3 0,3 0,4 0,2 0,3 0,3 0,4 0,2 0,3 0,3 0,4 0,5

Each thread block contains 4 x 2 threads

Scheduling Thread Blocks on SM



State-of-the-art GPU: FERMI



32 cores/SM

~3B Transistors

Main Goals of Fermi

- Increasing floating-point throughput
- Allowing software developers to focus on algorithm design rather than the details of how to map the algorithm to the hardware

Quick Glimpse At Programming Models

Application Kernels Threads **Blocks** Grid Thread Block **Grid** Thread

Quick Glimpse At Programming Models


- Application can include multiple kernels
- Threads of the same block run on the same SM
 - So threads in SM can operate and share memory
 - Block in an SM is divided into warps of 32 threads each
 - A warp is the fundamental unit of dispatch in an SM
- Blocks in a grid can coordinate using global shared memory
- Each grid executes a kernel


Scheduling In Fermi

- At any point of time the entire Fermi device is dedicated to a single application
 - Switch from an application to another takes 25 microseconds
- Fermi can simultaneously execute multiple kernels of the same application
- Two warps from different blocks (or even different kernels) can be issued and executed simultaneously

Scheduling In Fermi

- · two-level, distributed thread scheduler
 - At the chip level: a global work distribution engine schedules thread blocks to various SMs
 - At the SM level, each warp scheduler distributes warps of 32 threads to its execution units.






Serial Kernel Execution

Concurrent Kernel Execution

Source: Nvidia

An SM in Fermi



- 32 cores
- SFU = Special Function Unit
- 64KB of SRAM split between cache and local mem

The Memory Hierarchy

- All addresses in the GPU are allocated from a continuous 40-bit (one terabyte) address space.
- Global, shared, and local addresses are defined as ranges within this address space and can be accessed by common load/store instructions.
- The load/store instructions support 64-bit addresses to allow for future growth.


The Memory Hierarchy


- Local memory in each SM
- The ability to use some of this local memory as a first-level (L1) cache for global memory references.
- The local memory is 64K in size, and can be split 16K/48K or 48K/16K between L1 cache and shared memory.
- Because the access latency to this memory is also completely predictable, algorithms can be written to interleave loads, calculations, and stores with maximum efficiency.

The Memory Hierarchy

- Fermi GPU is also equipped with an L2.
- The L2 cache covers GPU local DRAM as well as system memory.
- The L2 cache subsystem also implements a set of memory readmodify-write operations that are atomic

Fermi Memory Hierarchy





Conclusions

- By looking at the hardware features, can you see how you can write more efficient programs for GPUs?
- Start forming groups of up to 5 students for the project
- Two papers to read (links on the web page)