




B ARM Instruction Summary

cc: Condition Codes

Generic		Unsigned		Signed	
CS	Carry Set	HI	Higer Than	GT	Greater Than
CC	Carry Clear	HS	Higer or Same	GE	Greater Than or Equal
EQ	Equal (Zero Set)	LO	Lower Than	LT	Less Than
NE	Not Equal (Zero Clear)	LS	Lower Than or Same	LE	Less Than or Equal
VS	Overflow Set			MI	Minus (Negative)
VC	Overflow Clear			PL	Plus (Positive)

ARM Instructions

Add with Carry	ADC<cc><S>	Rd, Rn, <op1>	<cc>: Rd	$\leftarrow Rn + \langle op1 \rangle + CPSR(C)$
Add	ADD<cc><S>	Rd, Rn, <op1>	<cc>: Rd	$\leftarrow Rn + \langle op1 \rangle$
Bitwise AND	AND<cc><S>	Rd, Rn, <op1>	<cc>: Rd	$\leftarrow Rn \& \langle op1 \rangle$
Branch	B<cc>	<offset>	<cc>: PC	$\leftarrow PC + \langle offset \rangle$
Branch and Link	BL<cc>	<offset>	<cc>: LR	$\leftarrow PC + 8$
			<cc>: PC	$\leftarrow PC + \langle offset \rangle$
Compare	CMP<cc>	Rn, <op1>	<cc>: CPSR	$\leftarrow (Rn - \langle op1 \rangle)$
Exclusive OR	EOR<cc><S>	Rd, Rn, <op1>	<cc>: Rd	$\leftarrow Rn \oplus \langle op1 \rangle$
Load Register	LDR<cc>	Rd, <op2>	<cc>: Rd	$\leftarrow M(\langle op2 \rangle)$
Load Register Byte	LDR<cc>B	Rd, <op2>	<cc>: Rd(7:0)	$\leftarrow M(\langle op2 \rangle)$
			<cc>: Rd(31:8)	$\leftarrow 0$
Move	MOV<cc><S>	Rd, <op1>	<cc>: Rd	$\leftarrow \langle op1 \rangle$
Move Negative	MVN<cc><S>	Rd, <op1>	<cc>: Rd	$\leftarrow \langle op1 \rangle$
Bitwise OR	ORR<cc><S>	Rd, Rn, <op1>	<cc>: Rd	$\leftarrow Rn \mid \langle op1 \rangle$
Subtract with Carry	SBC<cc><S>	Rd, Rn, <op1>	<cc>: Rd	$\leftarrow Rn - \langle op1 \rangle - \overline{CPSR(C)}$
Store Register	STR<cc>	Rd, <op2>	<cc>: M(<op2>)	$\leftarrow Rd$
Store Register Byte	STR<cc><S>	Rd, <op2>	<cc>: M(<op2>)	$\leftarrow Rd(7:0)$
Subtract	SUB<cc><S>	Rd, Rn, <op1>	<cc>: Rd	$\leftarrow Rn - \langle op1 \rangle$
Software Interrupt	SWI<cc>	<value>		
Swap	SWP<cc>	Rd, Rm, [Rn]	<cc>: Rd	$\leftarrow M(Rn)$
			<cc>: M(Rn)	$\leftarrow Rm$
Swap Byte	SWP<cc>B	Rd, Rm, [Rn]	<cc>: Rd(7:0)	$\leftarrow M(Rn)(7:0)$
			<cc>: M(Rn)(7:0)	$\leftarrow Rm(7:0)$

<i>op1: Data Access</i>		
Immediate	$\# \langle value \rangle$	$\langle op1 \rangle \leftarrow IR(\text{value})$
Register	Rm	$\langle op1 \rangle \leftarrow Rm$
Logical Shift Left Immediate	$Rm, LSL \# \langle value \rangle$	$\langle op1 \rangle \leftarrow Rm \ll IR(\text{value})$
Logical Shift Left Register	$Rm, LSL Rs$	$\langle op1 \rangle \leftarrow Rm \ll Rs(7:0)$
Logical Shift Right Immediate	$Rm, LSR \# \langle value \rangle$	$\langle op1 \rangle \leftarrow Rm \gg IR(\text{value})$
Logical Shift Right Register	$Rm, LSR Rs$	$\langle op1 \rangle \leftarrow Rm \gg Rs(7:0)$
Arithmetic Shift Right Immediate	$Rm, ASR \# \langle value \rangle$	$\langle op1 \rangle \leftarrow Rm \ggg IR(\text{value})$
Arithmetic Shift Right Register	$Rm, ASR Rs$	$\langle op1 \rangle \leftarrow Rm \ggg Rs(7:0)$
Rotate Right Immediate	$Rm, ROR \# \langle value \rangle$	$\langle op1 \rangle \leftarrow Rm \ggg \langle value \rangle$
Rotate Right Register	$Rm, ROR Rs$	$\langle op1 \rangle \leftarrow Rm \ggg Rs(4:0)$
Rotate Right with Extend	Rm, RRX	$\langle op1 \rangle \leftarrow C \ggg Rm \ggg C$
<hr/>		
<i>op2: Memory Access</i>		
		
Immediate Offset	$[Rn, \# \pm \langle value \rangle]$	$\langle op2 \rangle \leftarrow Rn + IR(\text{value})$
Register Offset	$[Rn, Rm]$	$\langle op2 \rangle \leftarrow Rn + Rm$
Scaled Register Offset	$[\langle Rn \rangle, Rm, \langle shift \rangle \# \langle value \rangle]$	$\langle op2 \rangle \leftarrow Rn + (Rm \text{ shift } IR(\text{value}))$
		
Immediate Pre-indexed	$[Rn, \# \pm \langle value \rangle] !$	$\langle op2 \rangle \leftarrow Rn + IR(\text{value})$ $Rn \leftarrow \langle op2 \rangle$
Register Pre-indexed	$[Rn, Rm] !$	$\langle op2 \rangle \leftarrow Rn + Rm$ $Rn \leftarrow \langle op2 \rangle$
Scaled Register Pre-indexed	$[Rn, Rm, \langle shift \rangle \# \langle value \rangle] !$	$\langle op2 \rangle \leftarrow Rn + (Rm \text{ shift } IR(\text{value}))$ $Rn \leftarrow \langle op2 \rangle$
		
Immediate Post-indexed	$[Rn], \# \pm \langle value \rangle$	$\langle op2 \rangle \leftarrow Rn$ $Rn \leftarrow Rn + IR(\text{value})$
Register Post-indexed	$[Rn], Rm$	$\langle op2 \rangle \leftarrow Rn$ $Rn \leftarrow Rn + Rm$
Scaled Register Post-indexed	$[Rn], Rm, \langle shift \rangle \# \langle value \rangle$	$\langle op2 \rangle \leftarrow Rn$ $Rn \leftarrow Rn + Rm \text{ shift } IR(\text{value})$

Where $\langle shift \rangle$ is one of: LSL, LSR, ASR, ROR or RRX and has the same effect as for $\langle op1 \rangle$