

# 컴퓨터구조

이성원교수님

Project #1

학과 : 컴퓨터 정보 공학부

학번 : 2019202103

이름 : 이은비

제출 날짜 : 2023.04.16

[각 명령어에 대해 기능과 동작에 대한 설명]

### ADDU (R-type instruction),

Fetch instruction:  $\text{Instruction} \leftarrow \text{MEM}[\text{PC}]$

Fetch operands:  $\text{data1} \leftarrow \text{Reg}(\text{Rs})$ ,  $\text{data2} \leftarrow \text{Reg}(\text{Rt})$


Execute operation:  $\text{ALU\_result} \leftarrow \text{func}(\text{data1}, \text{data2})$  ( $\$d = \$s + \$t$ )

Write ALU result:  $\text{Reg}(\text{Rd}) \leftarrow \text{ALU\_result}$

Next PC address:  $\text{PC} \leftarrow \text{PC} + 4$

Operation:  $\$d = \$s + \$t$

[data path]



### OR (R-type instruction),

Fetch instruction:  $\text{Instruction} \leftarrow \text{MEM}[\text{PC}]$

Fetch operands:  $\text{data1} \leftarrow \text{Reg}(\text{Rs})$ ,

$\text{data2} \leftarrow \text{Reg}(\text{Rt})$


Execute operation:  $\text{ALU\_result} \leftarrow \text{func}(\text{data1}, \text{data2})$  ( $\$d = \$s \mid \$t$ )

Write ALU result:  $\text{Reg}(\text{Rd}) \leftarrow \text{ALU\_result}$

Next PC address:  $\text{PC} \leftarrow \text{PC} + 4$

Operation:  $\$d = \$s \mid \$t$

[data path]



### ADDIU (RegIm),

Fetch instruction:  $\text{Instruction} \leftarrow \text{MEM}[\text{PC}]$  Fetch operands:

$\text{data1} \leftarrow \text{Reg}(\text{Rs}),$

$\text{data2} \leftarrow \text{Extend}(\text{imm16})$  (shift-extended를 거친)


Execute operation:  $\text{ALU\_result} \leftarrow \text{op}(\text{data1}, \text{data2})$  ( $\$t = \$s + \text{SE}(i)$ )

Write ALU result:  $\text{Reg}(\text{Rt}) \leftarrow \text{ALU\_result}$

Next PC address:  $\text{PC} \leftarrow \text{PC} + 4$

Operation:  $\$t = \$s + \text{SE}(i)$

[data path]



## XORI

Fetch instruction:  $\text{Instruction} \leftarrow \text{MEM}[\text{PC}]$

Fetch operands:  $\text{data1} \leftarrow \text{Reg}(\text{Rs})$ ,  $\text{data2} \leftarrow \text{Extend}(\text{imm16})$  (zero-extended를 거친)


Execute operation:  $\text{ALU\_result} \leftarrow \text{op}(\text{data1}, \text{data2})$  ( $\$t = \$s \wedge \text{ZE}(i)$ )

Write ALU result:  $\text{Reg}(\text{Rt}) \leftarrow \text{ALU\_result}$

Next PC address:  $\text{PC} \leftarrow \text{PC} + 4$

Operation:  $\$t = \$s \wedge \text{ZE}(i)$

[data path]



### SLL(R-type instruction)

Fetch instruction:  $\text{Instruction} \leftarrow \text{MEM}[\text{PC}]$

Fetch operands:  $\text{data1} \leftarrow \text{Reg}(\text{Rs})$ ,  $\text{data2} \leftarrow \text{Reg}(\text{Rt})$


Execute operation:  $\text{ALU\_result} \leftarrow \text{func}(\text{data1}, \text{data2})$  ( $\$d = \$t \ll a$ )

Write ALU result:  $\text{Reg}(\text{Rd}) \leftarrow \text{ALU\_result}$

Next PC address:  $\text{PC} \leftarrow \text{PC} + 4$

Operation:  $\$d = \$t \ll a$

[data path]



### SRAV(R-type instruction),

Fetch instruction:  $\text{Instruction} \leftarrow \text{MEM}[\text{PC}]$

Fetch operands:  $\text{data1} \leftarrow \text{Reg}(\text{Rs})$ ,

$\text{data2} \leftarrow \text{Reg}(\text{Rt})$


Execute operation:  $\text{ALU\_result} \leftarrow \text{func}(\text{data1}, \text{data2})$  ( $\$d = \$t \gg \gg \$s$ )

Write ALU result:  $\text{Reg}(\text{Rd}) \leftarrow \text{ALU\_result}$

Next PC address:  $\text{PC} \leftarrow \text{PC} + 4$

Operation:  $\$d = \$t \gg \gg \$s$

[data path]



## SH(store)

Store half word,

Fetch instruction:  $\text{Instruction} \leftarrow \text{MEM}[\text{PC}]$

Fetch registers:  $\text{base} \leftarrow \text{Reg}(\text{Rs})$ ,  $\text{data} \leftarrow \text{Reg}(\text{Rt})$

Calculate address:  $\text{address} \leftarrow \text{base} + \text{sign\_extend}(\text{imm16})$


Write memory:  $\text{MEM}[\text{address}] \leftarrow \text{data}$  ( $\text{MEM}[\$s + i]:2 = \text{LH}(\$t)$ )

Next PC address:  $\text{PC} \leftarrow \text{PC} + 4$

Operation:  $\text{MEM}[\$s + i]:2 = \text{LH}(\$t)$

[data path]





## LH(load)

Fetch instruction:  $\text{Instruction} \leftarrow \text{MEM}[\text{PC}]$

Fetch base register:  $\text{base} \leftarrow \text{Reg}(\text{Rs})$

Calculate address:  $\text{address} \leftarrow \text{base} + \text{sign\_extend}(\text{imm16})$  (SE (MEM [\$s + i]:2))

Read memory:  $\text{data} \leftarrow \text{MEM}[\text{address}]$

Write register Rt:  $\text{Reg}(\text{Rt}) \leftarrow \text{data}$  ( $\$t = \text{SE}(\text{MEM}[\$s + i]:2)$ )


Next PC address:  $\text{PC} \leftarrow \text{PC} + 4$

Operation:  $\$t = \text{SE}(\text{MEM}[\$s + i]:2)$

[data path]







## JAL(jal)

Fetch instruction:  $\text{Instruction} \leftarrow \text{MEM}[\text{PC}]$


Target PC address:  $\text{target} \leftarrow \text{PC}[31:28] \mid \text{Imm26} \ll 2$

Jump:  $\text{PC} \leftarrow \text{target}$

Write result:  $\text{Reg}(\$31) \leftarrow \text{PC}$


Operation:  $\$31 = \text{pc}$ ;  $\text{pc} = \text{pc4} \mid \text{i26} \ll 2$

[data path]




## [Testbench]

### ADDU




Reg1에는 3, reg2에는 5일때의 값을 확인합니다.  $d = s + t$  연산을  $o\_Read\_data1[31:0]$   $o\_Read\_data2[31:0]$  의 ADDU 연산을 진행한 결과 값을  $o\_result[31:0]$  로 확인 할 수 있었습니다.

OR




\$d = \$s | \$t reg1, reg2가 각각 3 과 5 일 때, 이에 맞는 연산 결과입니다. o\_Read\_data1과o\_Read\_data2의 or연산 결과 값이 o\_result[31:0]으로 확인 된 결과 입니다.

## ADDIU



**XORI**






**\$d = \$t << a**


SLL 즉,  $\$d = \$t \ll a$  의 연산을 R-type의 형식에 맞춰서 진행 한 결과로 s와 t는 각각 3과 5입니다. 그리고 그 때 해당하는 o\_Read\_data1 과 o\_Read\_data2의 SLL연산을 진행한 결과로 o\_result값이 나온 것을 확인 할 수 있습니다.

## SRAV



SRAV  $d = \$t >>> \$a$  의 연산을 R-type의 형식에 맞춰서 진행 한 결과로 imm 값을 7이고 s와 t는 각각 3과 5입니다. 그리고 그 때 해당하는 o\_Read\_data1 과 o\_Read\_data2의 SRAV연산을 진행한 결과로 o\_result 값이 나온 것을 확인할 수 있습니다.


## SH



SH  $MEM[\$s + i]:2 = LH(\$t)$ 의 연산을 I-type의 형식에 맞춰서 진행 한 결과로 memory에 halfword만큼 로드 된 rt를 대입한 결과 입니다.

## LH

LH  $\$t = SE(MEM[\$s+i]:2)$ 의 연산을 I-type의 형식에 맞춰서 진행 한 결과로 memory의 값을 sign extension한 값을 rt에 halfword만큼 대입한 것 입니다.






The screenshot displays the Logic Analyzer interface. On the left, the 'Signals' list contains the following variables:

- `i_next_pc[31:0] = xxxxxxxx`
- `o_cur_pc[31:0] = 00000010`
- `i_Read_reg1[4:0] = 05`
- `i_Read_reg2[4:0] = 03`
- `i_RegWrite = x`
- `i_Write_data[31:0] = xxxxxxxx`
- `i_Write_reg[4:0] = xx`
- `o_Read_data1[31:0] = 000100010001000100011`
- `o_Read_data2[31:0] = 00010010001101000101` (This line is highlighted in blue)
- `i_ALUctrl[1:0] = xx`
- `i_ALUOp[4:0] = xx`
- `i_data1[31:0] = 11223344`
- `i_data2[31:0] = xxxxxxxx`
- `i_shamt[4:0] = 00`
- `o_carry = 0`
- `o_overflow = 0`
- `o_positive = 0`
- `o_result[31:0] = 00000000`
- `o_zero = 1`

On the right, the 'Waves' view shows a timing diagram. The top bar indicates a time scale of 45 ns. The waveform displays the digital signals for the selected variables over time. The signal `o_Read_data2[31:0]` is highlighted in blue, showing a transition from 0 to 1 at approximately 45 ns.

**JAL**



JAL 즉, \$31 = pc; pc = pc4 | i26 << 2일 때 imm값은 7이고 write되는 reg 31번에 해당하는 i\_Write\_data

