

AN3703

Integrating PN7462AU into IAR IDE

Rev. 0.4 — 09 March 2016

Application note

Document information

Info	Content
Keywords	PN7462AU IAR Integration
Abstract	Integrating PN7462AU Into IAR + Demo of TypeA106 Reader Mode
Author	Purnank H Ghumalia



Revision history

Rev	Date	Description
0.4	20160309	PN7362AU Added
0.3	20151214	Variants Added
0.2	20151019	With FW Download
0.1	20151012	Initial Revision

Contact information

For more information, please visit: <http://www.nxp.com>

1. Introduction

This document covers steps needed to integrate and developer PN7462AU into IAR IDE.

This document does not cover differences between IAR IDE and LPCXpresso. This document is also not authored to explain the features of IAR IDE in depth. Kindly look at IAR IDE Manual for more information data.

1.1 Pre Requisites

It is assumed that the following items are available with the developer:

- **MOST Important:**
 - o JLink_V510f (<https://www.segger.com/>) or above is required to be installed on the developer's PC.
 - o JLink DLLs for IAR should have been updated during the installation of JLink_V510f or above.
- IAR IDE
- PN7462AU Source Package for Customer
- phExRfPCDA.zip
 - o Example with for PCD Type A 106
- LPC Link 2 / Seggar J-Link Debugger
 - o The debugger
- LPCScript (See <https://www.lpcware.com/lpcscript>)
 - o Optional: To emulate LPC Link 2 as J-Link
- Administrative Privileges
 - o To update IAR with PN7462AU Configuration

1.2 Important Topics

- As per the convention followed in all the corresponding FW Examples, the Debug build may do Printf(s)/logging on debug console, and Release build would never do/employ to Printf(s)/logging on debug console. When Printf(s) are used, debugger is required to be connected to the board. Without the debugger, firmware would not continue execution whenever a Printf is connected.
- Ensure that For "Debugger → J-Link/J-Trace → Setup" Ensure "Halt after bootloader" is selected (See Fig 7 on page 10)

2. Configure LPC Link 2

If you already have Seggar J-Link, you can skip this section.

Follow the steps in “LPCScript User Guide”.

In short, the steps are:

- Open(Disconnect) JP1 & Close(connect) JP2
- Connect LPC Link 2 to USB Interface
- Run `<LPCScript Install Dir>\scripts\program_JLINK`
- Disconnect USB
- Close JP1 & Open JP2
- Connect USB to LPC Link 2. Now the LPC Link 2 should behave as J-Link.


In case of any complication, please refer to “LPCScript User Guide” and “LPC-Link2 Debug Probe Firmware Programming”

3. Setting Up IAR for PN7462

The following files/patch is required to be applied/added to IAR IDE in "C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.3\arm\config"

- config\debugger\NXP\PN7360AU-C3-00.ddf
- config\debugger\NXP\PN7362AU-C3-00.ddf
- config\debugger\NXP\PN73xxAU.svd
- config\debugger\NXP\PN7462AU-C3-00.ddf
- config\debugger\NXP\PN74xxAU.svd
- config\debugger\NXP\PN7xxxxx.ProbeScript
- config\devices\NXP\PN73xxxx\PN7360AU-C3-00.i79
- config\devices\NXP\PN73xxxx\PN7360AU-C3-00.menu
- config\devices\NXP\PN73xxxx\PN7362AU-C3-00.i79
- config\devices\NXP\PN73xxxx\PN7362AU-C3-00.menu
- config\devices\NXP\PN74xxxx\PN7462AU-C3-00.i79
- config\devices\NXP\PN74xxxx\PN7462AU-C3-00.menu
- config\flashloader\NXP\FlashPN7xxxxx.out
- config\flashloader\NXP\FlashPN7xxxxx_158k.board
- config\flashloader\NXP\FlashPN7xxxxx_158k.flash
- config\flashloader\NXP\FlashPN7xxxxx_80k.board
- config\flashloader\NXP\FlashPN7xxxxx_80k.flash
- config\linker\NXP\PN7xxxxx_158k.icf
- config\linker\NXP\PN7xxxxx_80k.icf

4. Importing / Building Project



PN7462AU.eww (IAR Workspace File) is kept in the top directory of the package

Fig 1. Double Click on PN7462AU.eww to launch IAR IDE





Fig 2. You should see project structure as shown in the given image




- (1) Make Button
- (2) "F7" Will build Current Configuration (Debug in this case)
- (3) "F8" Will trigger Batch Build (Debug + Release)
- (4) ^D will build and download the image

Fig 3. Build the Project



5. Debugging the Project


Ensure, LPCLink2-Configured as J-Link, or J-Link is connected to the Debugger.



(1) When JP1 is connected and J-Link Firmware is downloaded to LPC Link 2, it would behave as a J-Link

Fig 4. Physical connection of LPCLink2 Debugger





(1) Ensure “Halt after bootloader” is selected for J-Link/J-Trace Configuration

Fig 7. For “Debugger → J-Link/J-Trace → Setup” Ensure “Halt after bootloader” is selected




Fig 8. Press “Download and Debug” to Build + Download the Firmware





Fig 9. Debug View



- (1) Reset
- (2) Step Into / Step Out / etc.
- (3) Breakpoints

Other Aspects shown in the image:

- o Local Variables
- o Terminal IO / Debugger Printfs
- o Memory View
- o Register view (In the image, PCR Registers, with Documentation)

Fig 10. Debugger View

6. References

Table 1. Referenced Documents

File	Location
LPCScript User Guide	C:\nxp\LPCScript\docs
LPC-Link2 Debug Probe Firmware Programming	C:\nxp\LPCScript\docs
UM10883 PN7462AU Customer board_AXIS.pdf	Contact CAS

7. Legal information

7.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

7.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP

Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out of the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

7.3 Licenses

Purchase of NXP ICs with NFC technology

Purchase of an NXP Semiconductors IC that complies with one of the Near Field Communication (NFC) standards ISO/IEC 18092 and ISO/IEC 21481 does not convey an implied license under any patent right infringed by implementation of any of those standards. Purchase of NXP Semiconductors IC does not include a license to any NXP patent (or other IP right) covering combinations of those products with other products, whether hardware or software.

Purchase of NXP ICs with ISO/IEC 14443 type B functionality



This NXP Semiconductors IC is ISO/IEC 14443 Type B software enabled and is licensed under Innovatron's Contactless Card patents license for ISO/IEC 14443 B.

The license includes the right to use the IC in systems and/or end-user equipment.

**RATP/Innovatron
Technology**

7.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

MIFARE — is a trademark of NXP Semiconductors N.V.

8. List of figures

Fig 1.	Double Click on PN7462AU.eww to launch IAR IDE	6	Fig 6.	For Debugger → Download, ensure “Use flash loader(s)” is selected	10
Fig 2.	You should see project structure as shown in the given image.....	7	Fig 7.	For “Debugger → J-Link/J-Trace → Setup” Ensure “Halt after bootloader” is selected	11
Fig 3.	Build the Project.....	8	Fig 8.	Press “Download and Debug” to Build + Download the Firmware	11
Fig 4.	Physical connection of LPCLink2 Debugger	9	Fig 9.	Debug View	12
Fig 5.	Ensure Debugger → Setup → Driver is set as “J-Link/J-Trace”	10	Fig 10.	Debugger View.....	13

9. Contents

1. Introduction3

1.1 Pre Requisites.....3

1.2 Important Topics3

2. Configure LPC Link 2.....4

3. Setting Up IAR for PN7462.....5

4. Importing / Building Project6

5. Debugging the Project9

6. References.....14

7. Legal information15

7.1 Definitions15

7.2 Disclaimers.....15

7.3 Licenses.....15

7.4 Trademarks.....15

8. List of figures.....16

9. Contents.....17

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.