

AN11868

PN74xxxx and PN73xxxx - Integration with SWD based downloaders

Rev. 1.0 — 3 August 2016
391510

Application note
COMPANY PUBLIC

Document information

Info	Content
Keywords	PN7462AU, PN74xxxx, PN73xxxx, SWD downloaders integration
Abstract	<ul style="list-style-type: none">❑ This document outlines steps needed for integration of SWD based programmers with the PN74xxxx and PN73xxxx Family❑ PN74xxxx & PN73xxxx are Cortex M0 based NFC controllers with SWD Interface❑ This document also covers the variants of the PN74xxxx and PN73xxxx Family



Revision history

Rev	Date	Description
1.0	20160803	First release

Contact information

For more information, please visit: <http://www.nxp.com>

1. Introduction

This document outlines steps needed for integration of SWD Based programmers with the PN74xxxx and PN73xxxx Family

PN74xxxx & PN73xxxx are Cortex M0 based NFC and Smart Card* controller with SWD Interface. See [PN7462AUDataSheet] for more information.

This document also covers the derivatives of the PN74xxxx and PN73xxxx Family.

Note: [*] PN73xxxx family of derivatives do not support Contact Interface.

1.1 Applicable Derivatives

This document is applicable to the following derivatives


Table 1. Derivatives applicable for this document

Product Family	IC / Variant Name	Flash Size	EEPROM Size
PN74xxxx	PN7462AU-C3-00	158k	3.5k
PN73xxxx	PN7362AU-C3-00	158k	3.5k
	PN7360AU-C3-00	80k	3.5k

2. PN74xxxx & PN73xxxx – Boot Flow

PN74xxxx & PN73xxxx family of ICs have the following

- ☐ During “Privileged Boot Mode”, access to SWD is forbidden.
- ☐ Any access will reset the chip. (And, would keep on resetting the CHIP)
- ☐ Vector Catch Reset cannot be used, because that will halt IC in “Privileged Boot Mode” and eventually reset the CHIP, thereby disconnecting the Debugger
- ☐ See 2.1 How to halt debugger after Reset below



- (1) The boot up time is approximately 1ms and the time would vary based on various other parameters which are not described in this document.

Fig 1. Boot flow for PN74xxxx & PN73xxxx and its family of ICs

2.1 How to halt debugger after Reset




Fig 2. Reference vector table + Flash region for PN7462AU

- ☐ Read "ResetHandler address" from Vector table (@0x203004)
- ☐ Set initial breakpoint at ResetHandler
 - ❖ Address of ResetHandler read from 0x203004. Note: Breakpoint is not set at 0x203004. Breakpoint is set at address pointed by 0x203004
- ☐ Turn off reset vector catch
 - ❖ clear "bit [0], VC_CORERESET, of the Debug Exception and Monitor Control
- ☐ Reset the part

3. Memory Map

- ❑ PN74xxxx & PN73xxxx Family has many derivatives with different IP Features and User accessible PageFlash Region.
- ❑ For the perspective of Programming over SWD, the only differentiating aspects is the PageFlash Size
- ❑ Table below demonstrate the Memory Map for different derivatives
- ❑ Product Derivatives to be support for SWD Based download are
 - ❖ PN7462AU-C3-00
 - ❖ PN7362AU-C3-00
 - ❖ PN7360AU-C3-00

Table 2. Derivatives, Memory Sizes and addresses

Variant Name	Variant Size	Memory Name	Start	Size(Hex)	Size(Int)	End
<ALL>	<ALL>	RAM	0x100020	0x2EE0	12000	0x102EFF
<ALL>	<ALL>	EEPROM	0x201200	0x0E00	3584	0x201FFF
PN7462AU-C3-00	158k	Flash	0x203000	0x27800	161792	0x22A7FF
PN7362AU-C3-00	158k	Flash	0x203000	0x27800	161792	0x22A7FF
PN7360AU-C3-00	80k	Flash	0x203000	0x14000	81920	0x216FFF

4. Pinning Diagram and Packaging Information

- ❑ See [UM10858] for Pinning Information and Packaging Information
- ❑ Pinning is same for all the derivatives

5. Reference implementation for programming

C Source code is provided with this package. Tool vendor can use the APIs provided to program the EEPROM or Flash region of the IP. For the most basic implementation, appropriate calls to these three APIs is enough. The APIs in SW Package provided together with this package is appropriately documented for advanced use cases.

```
void phCommon_WaitInit (E_COMMON_CPUSPEED_20MHZ);
phStatus_t phRomHal_Flash_WriteBuffer(
    uint8_t *pBuffer, /**< [in,read] pointer to buffer containing data to be written to PAGEFLASH */
    uint8_t *pFlash, /**< [in,write] Valid address of a byte in the PAGEFLASH. Given address must be 4byte aligned. */
    uint32_t bytes_to_write); /**< [in] number of bytes to be written. Must be Non zero, multiple of 4. */
phStatus_t phRomHal_Eeprom_WriteBuffer(
    uint8_t *pBuffer, /**< [in,read] pointer to buffer containing data to be written to EEPROM */
    uint8_t *pEeprom, /**< [in,write] pointer to EEPROM buffer where data will be copied */
    uint16_t bytes_to_write); /**< [in] number of bytes to be written */
```

Fig 3. Basic APIs for programming EEPROM and Flash

5.1 Reference Integration

This flow chart shows simple integration/usage of NXP APIs for flash programmers

Note: The flow is over simplified for the sake of understanding

If needed, more APIs are also provided within the NXP's reference implementation

Please see "[flashcode.zip]"




Fig 4. Common flow used during programming of Controller

5.2 Reference Implementation: Program Page

```
#include "phCommon.h"
#include "phRomHal_Flash.h"
#include "phRomHal_Eeprom.h"

/* Program Page in Flash Memory
 *   Parameter:      adr:   Page Start Address
 *                   sz:    Page Size
 *                   buf:   Page Data
 *   Return Value:   0 - OK, 1 - Failed */
int ProgramPage (unsigned long adr, unsigned long sz, unsigned char *buf) {
    phStatus_t phstat;
    int istat = 1; /* By default failure */

    if ( WITHIN_PAGEFLASH(adr)) {
        phstat = phRomHal_Flash_WriteBuffer((uint8_t *)buf, (uint8_t *)adr, sz);
        if ( PH_STATUS_SUCCESS == phstat ) {
            istat = 0; /* success */
        }
    }
    else if ( WITHIN_EEPROM(adr)) {
        phstat = phRomHal_Eeprom_WriteBuffer((uint8_t *)buf, (uint8_t *)adr, sz);
        if ( PH_STATUS_SUCCESS == phstat ) {
            istat = 0; /* success */
        }
    }
    else {
        istat = 1; /* failure */
    }
    return istat;
}
```

Fig 5. Sample API for Flash Programming

5.3 Supplied source code

Table 3. Description of files in flashcode.zip

File	Purpose
inc\phRomHal_Flash.h	APIs to write to PAGE FLASH
inc\phRomHal_Eeprom.h	APIs to write to EEPROM
inc\phCommon.h	APIs for Common code base
inc\ph_Status.h	Status code for APIs
inc\id_nfc_pn640_apb_if_reg.h	Internal header files for IP Register access
inc\id_reg_ro_rw.h	
inc\ph_Registers.h	
inc\ph_Config.h	Header files for portability across all the toolchains
inc\ph_Datatypes.h	
inc\ph_DefaultConfig.h	
src\phCommon.c	Implementation for writing to EEPROM, PAGE FLASH
src\phRomHal_Eeprom.c	
src\phRomHal_Flash.c	

5.4 Supplied Binary Files

- ❑ Along with this package, set of different PageFlash and EEPROM Binaries are provided
 - ❖ They are linked to each other. Mis-match would not glow the corresponding LEDs
- ❑ Two sets for each IC.
- ❑ These binaries can be used to run small acceptance test to confirm that the download is successful
- ❑ If corresponding EEPROM + PageFlash binaries are downloaded successfully, LED blinking pattern will be seen.
 - ❖ E.g. for PN7360AU_YellowLED, when downloaded successfully on PN7360AU IC, the pattern will toggle between
 - **Yellow: ON**, Blue Red Green: OFF
 - Yellow: OFF, **Blue Red Green: ON**
- ❑ **DO NOT DOWNLOAD WRONG BINARY ON WRONG VARIANT**
- ❑ PAGE Flash and EEPROM Binaries
 - ❖ PN7360AU_GreenLED
 - ❖ PN7360AU_YellowLED
 - ❖ PN7362AU_GreenLED
 - ❖ PN7362AU_RedLED
 - ❖ PN7462AU_BlueLED
 - ❖ PN7462AU_YellowLED
- ❑ Each Folder contains
 - ❖ EEPROM_* → Binary for EEPROM
 - ❖ PAGEFLASH_* → Binary for PAGE FLASH

6. References

Table 4. References

This document refers to the following items

ID	Description
[PN7462AUDataSheet]	PN7462AU Datasheet
[UM10858]	PN7462AU HW User Manual
[ReferenceProductionBinaries.zip]	EEPROM and PageFlash Binaries that can be used to verify the Programmers
[flashcode.zip]	Portable code to be integrated into vendor downloader for programming/writing PageFlash and EEPROM of PN7462AU

7. Legal information

7.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

7.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and

the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out of the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

7.3 Licenses

Purchase of NXP ICs with NFC technology

Purchase of an NXP Semiconductors IC that complies with one of the Near Field Communication (NFC) standards ISO/IEC 18092 and ISO/IEC 21481 does not convey an implied license under any patent right infringed by implementation of any of those standards. Purchase of NXP Semiconductors IC does not include a license to any NXP patent (or other IP right) covering combinations of those products with other products, whether hardware or software.

Purchase of NXP ICs with ISO/IEC 14443 type B functionality



This NXP Semiconductors IC is ISO/IEC 14443 Type B software enabled and is licensed under Innovatron's Contactless Card patents license for ISO/IEC 14443 B.

The license includes the right to use the IC in systems and/or end-user equipment.

RATP/Innovatron
Technology

7.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

MIFARE — is a trademark of NXP B.V.

8. List of figures

Fig 1. Boot flow for PN74xxxx & PN73xxxx and its family of ICs4

Fig 2. Reference vector table + Flash region for PN7462AU4

Fig 3. Basic APIs for programming EEPROM and Flash5

Fig 4. Common flow used during programming of Controller6

Fig 5. Sample API for Flash Programming.....7

9. List of tables

Table 1. Derivatives applicable for this document.....3

Table 2. Derivatives, Memory Sizes and addresses5

Table 3. Description of files in flashcode.zip7

Table 4. References.....8

10. Contents

1.	Introduction	3
1.1	Applicable Derivatives.....	3
2.	PN74xxxx & PN73xxxx – Boot Flow.....	3
2.1	How to halt debugger after Reset.....	4
3.	Memory Map	5
4.	Pinning Diagram and Packaging Information ...	5
5.	Reference implementation for programming....	5
5.1	Reference Integration.....	6
5.2	Reference Implementation: Program Page	7
5.3	Supplied source code.....	7
5.4	Supplied Binary Files	8
6.	References.....	8
7.	Legal information	9
7.1	Definitions	9
7.2	Disclaimers.....	9
7.3	Licenses.....	9
7.4	Trademarks.....	9
8.	List of figures.....	10
9.	List of tables	11
10.	Contents.....	12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.
