## **Keil Arm Assembly Language NOTES Commands:**

-LABEL: Name of a Function

-REGISTERS: R0-R15 R13=SP(Stack Pointer) R14=LR(Link Register[Return Address]) R15=PC(Program Counter)

-ARM is a **load-store** architecture language **WORD** = 4 Bytes

-Data Definition Directive:

- **-DCD** (Define Constant Data) allocates <u>1+ words</u> of memory, aligned on 4-byte boundaries, & defines initial runtime contents of memory. '&' is a synonym for DCD.
- **-DCB**: <u>1+ bytes</u> of memory & defines initial runtime contents of the memory.
- -Load: Data transfer instruction. Copies data from memory to a register.
- -base address: Starting address of an array in memory
- -base register: holds array's base address
- -offset: a constant value added to a base address. Locates a particular array element
- -<u>Instruction Types</u>: **R**-Type / **D**-Type / **I**-Type (Immediate Constant)

<u>R-Type</u> (Register type) = Jumps/Arithmetic/System Calls <u>D-Type</u>(Load & Store)

## **COMMANDS: Arithmetic / Suffixes / Load&Store / Multiplication**

#### **Arithmetic**

Instruction	Example	Meaning	Comments
add	ADD X1, X2, X3	X1 = X2 + X3	Three register operands
subtract	SUB X1, X2, X3	X1 = X2 - X3	Three register operands
add immediate	ADDI X1, X2, 20	X1 = X2 + 20	Used to add constants
subtract immediate	SUBI X1, X2, 20	X1 = X2 - 20	Used to subtract constants
add and set flags	ADDS X1, X2, X3	X1 = X2 + X3	Add, set condition codes
subtract and set flags	SUBS X1, X2, X3	X1 = X2 - X3	Subtract, set condition codes
add immediate and set flags	ADDIS X1, X2, 20	X1 = X2 + 20	Add constant, set condition codes
subtract immediate and set flags	SUBIS X1, X2, 20	X1 = X2 - 20	Subtract constant, set condition codes

MOV / MOVN??

#### **Suffixes**

Table 5-1 Condition code suffixes and related flags

Suffix	Flags	Meaning
EQ	z set	Equal
NE	z clear	Not equal
CS or HS	C set	Higher or same (unsigned >= )
CC or LO	C clear	Lower (unsigned < )
MI	N set	Negative
PL	N clear	Positive or zero
VS	v set	Overflow
VC	V clear	No overflow
HI	C set and Z clear	Higher (unsigned >)
LS	C clear or Z set	Lower or same (unsigned <=)
GE	N and $\overline{\mathbf{v}}$ the same	Signed >=
LT	N and V differ	Signed <
GT	Z clear, ${\tt N}$ and ${\tt V}$ the same	Signed >
LE	z set, N and V differ	Signed <=
AL	Any	Always. This suffix is normally omitted.

The optional condition code is shown in syntax descriptions as {cond}. This condition is encoded in a preceding IT instruction. An instruction with a condition code is only executed if the condition flags in the APSR meet the

#### **Load & Store**

LDR -> Load word to register

STR ->Save word from register

LDRB -> Load Byte to register

**STRB** -> Save Byte from register

LDRH ->Load Halfword to register

**STRH** ->Save Halfword from register

# **Multiply Instructions**

Mnemonic	Meaning	Register Operations
MLA	Multiply and Accumulate	Rd = (Rm*Rs)+Rn
MUL	Multiply	Rd = (Rm*Rs)
UMLAL	Multiply and Accumulate Long (unsigned)	[RdHi,RdLo] = [RdHi,RdLo]+ (Rm*Rs)
UMULL	Multiply long (unsigned)	[RdHi,RdLo] = (Rm*Rs)
SMLAL	Multiply and Accumulate Long (signed)	[RdHi,RdLo] = [RdHi,RdLo]+ (Rm*Rs)
SMULL	Multiply long (signed)	[RdHi,RdLo] = (Rm*Rs)

## **Division**

Mnemonic	Meaning	Register Operations			
UDIV	Unsigned division	UDIV R0,R1,R2 => R0=R1/R2(Unsigned)			
SDIV	Signed division	SDIV R0,R1,R2 $\Rightarrow$ R0=R1/R2 (Signed)			

- CBZ register, LabelName
  - CBZ RO, goto1

## **Branching** - CBZ / CBNZ

CBNZ register, LabelName

• CBNZ RO, goto1

# Conditional Branch (NOT) Zero

```
LDR R4, =a
                           LDR R1, [R4]
Example Loops
                                          Looping
                    loop1
                           SUB R2, R1, #5
                                                   Branching with Conditions
while (a<5)
                           CBZ R2, exit
                           ADD R1, R1, #1
                           B loop1
a=a+1
                    exit
                    stop
                           B stop
                    a DCD 1
                         END
```

# **Conditional Branching**

		Signed	Unsigned		
Comparison	Instruction	Flag Test	Instruction	Flag Test	
=	BEQ	Z = 1	BEQ	Z = 1	
<b>≠</b>	BNE	Z = 0	BNE	Z = 0	
<	BLT	N! = V	BLO	C = 0	
≤	BLE	$\sim (Z = 0 \& N = V)$	BLS	$\sim (Z = 0 \& C = 1)$	
>	BGT	(Z=0 & N=V)	BHI	(Z = 0 & C = 1)	
≥	BGE	N = V	BHS	<i>C</i> = 1	

Compare 1=True

Mnemonic	Meaning	Register Operations
CMN	Compare Negated	Flags Set -> Rn+Operand 2
CMP	Compare	Flags Set -> Rn-Operand2
TEQ	Test for quality-two 32 bit values	Flags Set -> Rn ^ Operand2

# **Floating Point Numbers**

LDR r3, =0x3F800000; single precision 1.0

VMOV.F32 s3, r3; transfer contents from ARM to FPU

VLDR.F32 s4, =6.02

VMOV.F32 r4, s4; transfer contents from FPU to ARM

[	R0		
	R1		
	R2		
Lawranistan	R3		
Low registers {	R4		
	R5		
	R6		
}	R7		
	R8		
	R9		
High registers 〈	R10		
	R11		
	R12		
`	R13 (SP)		
	R14 (LR)		
	R15 (PC)		
ım status register	#PSR		

~ ~ ~ ~		~ ** ~ !!!	after the	 -	~
S0-S31				0-D1	5
	S0	[		D0	
	S1	l			
	S2			D1	
	S3	l		01	
	S4	J		D2	
	S5	l		UZ	
	S6			D3	
	S7	1		D3	
		I			
<u> </u>		Γ	]		
	S28	J		D14	
	S29	l		D 14	
	S30	J		D15	
	S31	l		D 13	

LDR r0, ='!'
TEQ r0,#'!'
TEQNE r0,#'?'
ADDEQ r1,r1,#1