

### Worksheet – 10 – CS2400

1. In a Direct Map cache for the Block addresses: **00011**<sub>2</sub> and **10101**<sub>2</sub>. Cache index in a 8 oneword block size cache = 3 and 5  
 $3 \% 8 = 3$       &       $21 \% 8 = 5$  (8 Line Cache)
2. Given initial state of cache as the table on right, write if each address gets a Hit or Miss.

Index = **Index**

Tag = **Tag**

Address	Hit or Miss
<b>10110</b>	M
<b>11010</b>	M
<b>10110</b>	H
<b>11010</b>	H
<b>10000</b>	M
<b>00011</b>	M
<b>10000</b>	H
<b>10010</b>	M
<b>10000</b>	H

Index	V	Tag	Data
000	N		
001	N		
010	N		
011	N		
100	N		
101	N		
110	N		
111	N		

No values Stored^

Stored values are a miss, if not contained.

```
if (Index == this.Index && Tag == this.Tag) HIT++;  
else{ MISS++;}
```

3. If the miss rate of an instruction cache is 2% and the miss rate of the data cache is 4%. If a processor has a CPI of 2 without any memory stalls, and the miss penalty is 100 cycles for all misses, determine how much faster a processor would run with a perfect cache that never missed. Assume the frequency of all loads and stores is 36%.

- Find the AMAT for a processor with a 1 ns clock cycle time, a miss penalty of 20 clock cycles, a miss rate of 0.05 misses per instruction, and a cache access time (including hit detection) of 1 clock cycle. Assume that the read and write miss penalties are the same and ignore other write stalls.
- Assume there are three small caches, each consisting of four one-word blocks. One cache is direct-mapped, a second is two-way set-associative, and the third is fully associative. Find the number of misses for each cache organization given the following sequence of block addresses: **0, 8, 0, 6, and 8.**

6. Assume a cache with 8 one-word blocks. **(Submit the work in Moodle)**

Cache configuration:

1. Direct Mapped
2. Cache configuration: Two-way set-associative
3. Cache configuration: Fully associative

9.1. Assume a direct-mapped cache with 8-one word blocks. Given the following sequence of block addresses, indicate if each request results in a cache hit or miss: **1, 9, 6, 5, 1, 6.**

Cache block mapping:

- Block address 1 maps to cache block \_\_\_\_ • Block address 5 maps to cache block \_\_\_\_ • Block address 6 maps to cache block \_\_\_\_
- Block address 9 maps to cache block \_\_\_\_

Memory block 1 – (Hit or Miss) ? \_\_\_\_

Memory block 9 – (Hit or Miss) ? \_\_\_\_

Memory block 6 – (Hit or Miss) ? \_\_\_\_

Memory block 5 – (Hit or Miss) ? \_\_\_\_

Memory block 1 – (Hit or Miss) ? \_\_\_\_

Memory block 6 – (Hit or Miss) ? \_\_\_\_

9.2. Assume a two-way set-associative cache with 8-one word blocks. Given the following sequence of block addresses, indicate if each request results in a cache hit or miss: **1, 9, 6, 5, 1, 6.** Cache set mapping:

- Block address 1 maps to cache set \_\_\_\_ • Block address 5 maps to cache set \_\_\_\_ • Block address 6 maps to cache set \_\_\_\_
- Block address 9 maps to cache set \_\_\_\_

Memory block 1 – (Hit or Miss) ? \_\_\_\_

Memory block 9 – (Hit or Miss) ? \_\_\_\_

Memory block 6 – (Hit or Miss) ? \_\_\_\_

Memory block 5 – (Hit or Miss) ? \_\_\_\_

Memory block 1 – (Hit or Miss) ? \_\_\_\_

Memory block 6 – (Hit or Miss) ? \_\_\_\_

9.3 Assume a fully associative cache with 8-one-word blocks. Given the following sequence of block addresses, indicate if each request results in a cache hit or miss: **1, 9, 6, 5, 1, 6.**

Memory block 1 – (Hit or Miss) ? \_\_\_\_

Memory block 9 – (Hit or Miss) ? \_\_\_\_

Memory block 6 – (Hit or Miss) ? \_\_\_\_

Memory block 5 – (Hit or Miss) ? \_\_\_\_

Memory block 1 – (Hit or Miss) ? \_\_\_\_

Memory block 6 – (Hit or Miss) ? \_\_\_\_