3/17/2020

PIPELINING

5 STAGES: IF / ID / EX / MEM / WB

Single Data Path vs Pipelining Instructions (Simultaneously)


3 HAZARDS: Structural(Hardware) / Data(with ALU & Mem) / Control

Abbrev.		
IF	Instruction	Fetching Instruction from Memory
	Fetch	
ID	ID Instruction Read Registers & Decode instruction	
	Decode	
EX	Execute	ALU/Execute Operation Calculate Address
MEM	Memory	(If neccessary) Access an Operand (NOT Used in ADD)
	Access	
WB	Write Back	Write Result in Register

EXAMPLE.)


Instruction class	Instruction fetch	Register read	ALU operation	Data access	Register write	Total time
Load register (LDUR)	200 ps	100 ps	200 ps	200 ps	100 ps	800 ps
Store register (STUR)	200 ps	100 ps	200 ps	200 ps		700 ps
R-format (ADD, SUB, AND, ORR)	200 ps	100 ps	200 ps		100 ps	600 ps
Branch (CBZ)	200 ps	100 ps	200 ps			500 ps

SINGLE DATA PATH



■ Time between instructions Pipelined =

| Time between instructions | No. of pipe stages | No. of pipe stages | Time between instructions | No. of pipe stages | No. of pipe s



Pipeline Hazards

- There are situations in pipelining when the next instruction cannot execute in the following clock cycle
- Structural hazard
- Data hazards
- Control Hazards



Pipeline hazards

Structural Hazards

 The hardware cannot support the combination of instructions that we want to execute in the same clock cycle.

Data Hazards

- When a planned instruction cannot execute in the proper clock cycle because data that is needed to execute the instruction are not yet available.
 - Forwarding /Bypassing. A method of resolving a data hazard by retrieving the missing data element from internal buffers rather than waiting for it to arrive from programmer-visible registers or memory.
 - Stall: inserting one or more "bubbles" in the pipeline

Data Hazard

Example If R1=5, R2=3,R0=4. R3=1

ADD R1, R2, R0
$$\Rightarrow$$
 $R = R + R0$
SUB R5, R1, R3 \Rightarrow $R = R + R3$

	Instruction\ Cycle	1	2	3	4	5	6	7
7	I ₁	IF	ID	EX	DM	WB		
7	I ₂		IF -	ID	EX	DM	WB	

For ADD R1, R2, R0:::

IF - Read ADD opcode

ID - Read Register Values (R2=3, R0=4)

EX - 3 + 4 = 7 ALU Execution

MEM - N/a


WB - Stores 7 in R1

HAZARD: R1 is not updated in MEM before it is needed in the SUB command.

R1 is 5 before updated, 7 after updated.

THE SOLUTION:

Bypassing OR Forwarding




Passing values into **INTERMEDIATE REGISTERS** before the 5 stages are done.

- **-BYPASSING** || **FORWARDING** Uses **INTERMEDIATE REGISTERS** to pass information before the 5 stages are done.
- -STALLING Using the NOP instruction to prevent Data hazards.

Data Hazards


 Common solution is to <u>stall</u> the pipeline until the hazard is resolved, inserting one or more "<u>bubbles</u>" in the pipeline. Programmers use NOP instruction



NOP is used if the programmer is responsible for avoiding the data hazards.

Data Hazards Example


 Load-use data hazard: A specific form of data hazard in which the data being loaded by a load instruction has not yet become available when it is needed by another instruction.



INTERMEDIATE REGISTERS:

Pipeline registers

- Need registers between stages
 - To hold information produced in previous cycle



Α


3/31/2020

CONTROL HAZARDS- Branch hazards


-Branches are determined @ ALU(Execution) stage..When the flags are being compared.

Control Hazards


- Control Hazards / Branch hazard
 - Arising from the need to make a decision based on the results of one instruction while others are executing.



- --An instruction that come after a Branching instruction must wait until the ALU executes, 3rd stage, before the next instruction can fetch instructions, IF, 1st stage.
- --The Assumption is that the instructions will not branch to the next set of instructions.




FLUSH – gets rid of the instructions that come before the location to branch.




Branching prediction: Loop | | if-statement. It is wrong on the last iteration.

-Dynamic Branching prediction: Based on the history of each branch. Implemented w/ Hardware

How to draw PipeLining Diagrams = IF/ID/EX/MEM/WB & Number Clock Cycles




With Intermediate Registers.




If Line 1 has the Value being updated to use in other lines, there must be 2 lines in between the lines. Line 2 must wait 3 cycles for Line 1 to finish with the ALU.


This shows FORWARDING(Bypassing)




- --Bubbling or NOP adds gap in between instructions to let some process happen first.
- --ALWAYS: All Arrows for forwarding from intermediate registers must go to the right.
- **--Latency** Time taken to execute 1, 5-stage, pipeline.
- -- Hazard Detection Unit / Forwarding Unit- the Hardware Helps with Forwarding.
- --Exceptions/Interrupts Caused by Errors / Power Failure.




--All Error events are **Exceptions**, except I/O Device Request is an **Interrupt**.




-Exception Link Register (ELR) – Sends a code to the Operating System to handle the Error.




- --Vector Interrupts- the code sent.
- -- Exception Syndrome Register Holds the field that indicates the error.







Undefined Instructions- It is missing an opcode, which is the first process of the pipeline.




- --Parallelism- Multiple Instructions in 1 clock cycle.
- --Static Para.- Decisions are made before execution by the Compiler.
- -- **Dynamic** Para. Decisions are made during execution by the processor.



--Running many processes at once can cause a Multiple issue.





04/02/2020 <=> Online EXAM 2 & Programming EXAM w/Arrays & Stack CHAPTER 4.1-4.9


4/9/2020 CHAPTER 05 MEMORY

Locality of Reference- Spatial & Temporal Locality.


Spatial - Based on Location of the data, groups data together.

Temporal - Based on History, recent data will probably be reused.

Iterating an array is Spatial Locality.




MEMORY HIERACHY- Bigger & Slower || Smaller & Faster






RAM=SRAM =Cache Memory / Faster

Dynamic RAM – DRAM- Main Memory / Slower




CACHE- Nearest

Memory to the CPU, besides Registers in the CPU. Level of Cache: L1,L2,L3



DIRECT MAPPED CACHE



^ 4-Lined Cache ^ Address %= 4;

- -Address with an 8 Lined Cache, needs an Index of: 2³ so, 3 Index Bits.
- -TERMINOLOGY= Byte = Word

Cache Main Mem Process
Lines = Frame/Blocks = Pages

-# of Blocks = Cache Size / Block Size EX) Cache Size = 128 Bytes / Block Size = 8 Bytes = 16 Blocks

-# of Sets = # of Blocks / Set Size EX) 16 Blocks / Set Size = 2 Lines = 8 Sets (of 2 Lines)

@ 33:59 / 44:05 1st VIDEO 04/16/20

4/16/2020 4/16/2020 Video2