Worksheet – 10 – CS2400

1.	In a Direct Map cache	for the	Block ad	dresses:	00011 ₂	and 10101	2. Cache index in a 8
	oneword block size ca	che = _	3	and _	5	_	
	3 % 8 = 3	&	21 %	8 = 5			(8 Line Cache)

2. Given initial state of cache as the table on right, write if each address gets a Hit or Miss.

Index = Index

Tag = Tag

Index = Index
Tag = Tag

Address	Hit or Miss
10110	М
11010	М
10110	Н
11010	Н
10000	М
00011	М
10000	Н
10010	М
10000	Н

Index	V	Tag	Data
000	N		
001	N		
010	N		
011	N		
100	N		
101	N		
110	N		
111	N		

No values Stored^

Stored values are a miss, if not contained.

if (Index == this.Index && Tag == this.Tag) HIT++;

else{ MISS++;}

3. If the miss rate of an instruction cache is 2% and the miss rate of the data cache is 4%. If a processor has a CPI of 2 without any memory stalls, and the miss penalty is 100 cycles for all misses, determine how much faster a processor would run with a perfect cache that never missed. Assume the frequency of all loads and stores is 36%.

4.	Find the AMAT for a processor with a 1 ns clock cycle time, a miss penalty of 20 clock cycles, a miss rate of 0.05 misses per instruction, and a cache access time (including hit detection) of 1 clock cycle. Assume that the read and write miss penalties are the same and ignore other write stalls.
5.	Assume there are three small caches, each consisting of four one-word blocks. One cache is direct-mapped, a second is two-way set-associative, and the third is fully associative. Find the number of misses for each cache organization given the following sequence of block addresses: 0 , 8 , 0 , 6 , and 8 .

Cache configuration:
1. Direct Mapped
2. Cache configuration: Two-way set-associative
3. Cache configuration: Fully associative
9.1. Assume a direct-mapped cache with 8-one word blocks. Given the following sequence of block addresses, indicate if each request results in a cache hit or miss: 1, 9, 6, 5, 1, 6.
Cache block mapping:
Block address 1 maps to cache block Block address 5
maps to cache block • Block address 6 maps to cache
block
Block address 9 maps to cache block
Memory block 1 – (Hit or Miss) ?
Memory block 9 – (Hit or Miss) ?
Memory block 6 – (Hit or Miss) ?
Memory block 5 – (Hit or Miss) ?
Memory block 1 – (Hit or Miss) ?
Memory block 6 – (Hit or Miss) ?
 9.2. Assume a two-way set-associative cache with 8-one word blocks. Given the following sequence of block addresses, indicate if each request results in a cache hit or miss: 1, 9, 6, 5, 1, 6. Cache set mapping: Block address 1 maps to cache set Block address 5 maps to cache set Block address 9 maps to cache set Memory block 1 – (Hit or Miss) ? Memory block 9 – (Hit or Miss) ? Memory block 5 – (Hit or Miss) ? Memory block 1 – (Hit or Miss) ? Memory block 6 – (Hit or Miss) ? Memory block 6 – (Hit or Miss) ? Memory block 6 – (Hit or Miss) ?
9.3 Assume a fully associative cache with 8-one-word blocks. Given the following sequence of block addresses, indicate if each request results in a cache hit or miss: 1 , 9 , 6 , 5 , 1 , 6 .
Memory block 1 – (Hit or Miss) ?
Memory block 9 – (Hit or Miss) ?
Memory block 6 – (Hit or Miss) ?
Memory block 5 – (Hit or Miss) ?
Memory block 1 – (Hit or Miss) ?
Memory block 6 – (Hit or Miss) ?

6. Assume a cache with 8 one-word blocks. (Submit the work in Moodle)