

Звіт

3 лабораторної роботи № 2

3 дисципліни "Моделювання комп'ютерних систем"

На тему: "Структурний опис цифрового автомата. Перевірка роботи автомата за допомогою стенда"

Варіант - 2

Виконав: ст. гр. КІ-202

Лесяк Х. В.

Прийняв:

Козак Н. Б.

Мета роботи: На базі стенда Elbert V2 – Spartan 3A FPGA, реалізувати цифровий автомат світлових ефектів.

Завдання

Варіант – 2:

Пристрій повинен реалізувати 8 комбінацій вихідних сигналів згідно таблиці:

Стан#	LED_0	LED_1	LED_2	LED_3	LED_4	LED_5	LED_6	LED_7
0	1	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0
2	1	1	1	0	0	0	0	0
3	1	1	1	1	0	0	0	0
4	1	1	1	1	1	0	0	0
5	1	1	1	1	1	1	0	0
6	1	1	1	1	1	1	1	0
7	1	1	1	1	1	1	1	1

- Пристрій повинен використовувати 12MHz тактовий сигнал від мікроконтролера IC1 і знижувати частоту за допомогою внутрішнього подільника. Мікроконтролер IC1 є частиною стенда Elbert V2 - Spartan 3A FPGA. Тактовий сигнал заведено нв вхід LOC = P129 FPGA (див. Додаток - 1).
- Інтерфейс пристрою повинен мати вхід синхронного скидання (RESET).
- Інтерфейс пристрою повинен мати вхід керування режимом роботи (МОДЕ):
 - Якщо MODE=0 то стан пристрою інкрементується по зростаючому фронту тактового сигналу пам'яті станів (0->1->2->3->4->5->6->7->0...).
 - Якщо MODE=1 то стан пристрою декрементується по зростаючому фронту тактового сигналу пам'яті станів (0->7->6->5->4->3->2->1->0...).
- Інтерфейс пристрою повинен мати однорозрядний вхід керування швидкістю роботи(SPEED):
 - Якщо SPEED=0 то автомат працює зі швидкістю, визначеною за замовчуванням.
 - Якщо SPEED=1 то автомат працює зі швидкістю, В 2 РАЗИ НИЖЧОЮ ніж в режимі (SPEED = 0).
- Для керування сигналом MODE використати будь який з 8 DIP перемикачів (див. **Додаток** - 1).
- Для керування сигналами RESET/SPEED використати будь якІ з PUSH BUTTON кнопок (див. **Додаток** – 1).

Виконання роботи:

Файл OutputLogic:									
Company: Engineer:									
Create Date:	11:41:55 04/08/2023								

-- Design Name:

-- Module Name: out_logic_intf - out_logic_arch

-- Project Name:

```
-- Target Devices:
-- Tool versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity out_logic_intf is
Port (IN_BUS: in std_logic_vector(2 downto 0);
      OUT_BUS: out std_logic_vector(7 downto 0)
                   );
end out_logic_intf;
architecture out_logic_arch of out_logic_intf is
begin
  OUT_BUS(0) \leftarrow ((not(IN_BUS(2)) \text{ and } not(IN_BUS(1)) \text{ and } not(IN_BUS(0)))
or(not(IN_BUS(2)) and not(IN_BUS(1)) and IN_BUS(0)) or (not(IN_BUS(2)) and
IN_BUS(1) and not(IN_BUS(0))) or (not(IN_BUS(2)) and IN_BUS(1) and
IN BUS(0)) or (IN BUS(2) and not(IN BUS(1)) and not(IN BUS(0))) or
(IN_BUS(2) and not (IN_BUS(1)) and IN_BUS(0)) or (IN_BUS(2) and IN_BUS(1)
and not(IN BUS(0))) or (IN BUS(2) and IN BUS(1) and IN BUS(0)));
```

 $OUT_BUS(1) <= ((not(IN_BUS(2)) \ and \ not(IN_BUS(1)) \ and \ IN_BUS(0)) \ or \ (not(IN_BUS(2)) \ and \ IN_BUS(1) \ and \ IN_BUS(2)) \ and \ not(IN_BUS(3)) \ or \ (IN_BUS(3)) \ or \ (IN_BUS(3)));$

 $OUT_BUS(2) \mathrel{<=} ((not(IN_BUS(2)) \text{ and } IN_BUS(1) \text{ and } not(IN_BUS(0))) \text{ or } (not(IN_BUS(2)) \text{ and } IN_BUS(1) \text{ and } IN_BUS(0)) \text{ or } (IN_BUS(2) \text{ and } not(IN_BUS(1)) \text{ and } not(IN_BUS(0))) \text{ or } (IN_BUS(2) \text{ and } not(IN_BUS(1)) \text{ and } IN_BUS(0)) \text{ or } (IN_BUS(2) \text{ and } not(IN_BUS(0))) \text{ or } (IN_BUS(2) \text{ and } IN_BUS(1) \text{ and } IN_BUS(1));$

 $OUT_BUS(3) <= (((not(IN_BUS(2)) \ and \ IN_BUS(1) \ and \ IN_BUS(0))) \ or \\ ((IN_BUS(2) \ and \ not(IN_BUS(1)) \ and \ not(IN_BUS(0)))) \ or \\ ((IN_BUS(1)) \ and \ IN_BUS(0))) \ or \\ ((IN_BUS(2)) \ and \ IN_BUS(1)) \ and \\ (IN_BUS(0)))) \ or \\ ((IN_BUS(2)) \ and \ IN_BUS(1)));$

 $OUT_BUS(4) \le ((IN_BUS(2) \text{ and } not(IN_BUS(1)) \text{ and } not(IN_BUS(0))) \text{ or } (IN_BUS(2) \text{ and } not (IN_BUS(1)) \text{ and } IN_BUS(0)) \text{ or } (IN_BUS(2) \text{ and } IN_BUS(1) \text{ and } not(IN_BUS(0))) \text{ or } (IN_BUS(2) \text{ and } IN_BUS(1) \text{ and } IN_BUS(0)));$


 $OUT_BUS(5) <= ((IN_BUS(2) \ and \ not \ (IN_BUS(1)) \ and \ IN_BUS(0)) \ or \\ ((IN_BUS(2)) \ and \ IN_BUS(1) \ and \ not (IN_BUS(0))) \ or \ (IN_BUS(2) \ and \ IN_BUS(1) \\ and \ IN_BUS(0));$

 $OUT_BUS(6) \le ((IN_BUS(2) \text{ and } IN_BUS(1) \text{ and } not(IN_BUS(0))) \text{ or } (IN_BUS(2) \text{ and } IN_BUS(1) \text{ and } IN_BUS(0)));$

 $OUT_BUS(7) \le (IN_BUS(2) \text{ and } IN_BUS(1) \text{ and } IN_BUS(0));$

end out_logic_arch;

Згенерований елемент:



Файл TransitionLogic:

```
-- Company:
-- Engineer:
-- Create Date:
               16:13:21 02/23/2020
-- Design Name:
-- Module Name:
                  transition_logic_intf - transition_logic_arch
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity transition_logic_intf is
  Port (CUR_STATE: in std_logic_vector(2 downto 0);
      MODE: in std logic;
      NEXT_STATE : out std_logic_vector(2 downto 0);
     RESET: in std_logic
     );
end transition_logic_intf;
architecture transition_logic_arch of transition_logic_intf is
begin
 NEXT_STATE(0) <= (not RESET and not MODE and not CUR_STATE(2) and
not CUR_STATE(1) and not CUR_STATE(0)) or
          (not RESET and not MODE and CUR_STATE(2) and CUR_STATE(1)
and not CUR_STATE(0)) or
```

```
(not RESET and not MODE and not CUR_STATE(2) and
CUR_STATE(1) and not CUR_STATE(0)) or
        (not RESET and not MODE and CUR STATE(2) and not
CUR_STATE(1) and not CUR_STATE(0)) or
        (not RESET and MODE and not CUR STATE(2) and not
CUR STATE(1) and not CUR STATE(0)) or
        (not RESET and MODE and CUR_STATE(2) and CUR_STATE(1) and
not CUR_STATE(0)) or
        (not RESET and MODE and not CUR_STATE(2) and CUR_STATE(1)
and not CUR STATE(0)) or
        (not RESET and MODE and CUR_STATE(2) and not CUR_STATE(1)
and not CUR STATE(0));
NEXT STATE(1) <= (not RESET and not MODE and not CUR STATE(2) and not
CUR_STATE(1) and CUR_STATE(0)) or
        (not RESET and not MODE and not CUR STATE(2) and
CUR_STATE(1) and not CUR_STATE(0)) or
        (not RESET and not MODE and CUR_STATE(2) and not
CUR_STATE(1) and CUR_STATE(0)) or
        (not RESET and not MODE and CUR STATE(2) and CUR STATE(1)
and not CUR_STATE(0)) or
        (not RESET and MODE and CUR STATE(2) and CUR STATE(1) and
CUR\_STATE(0)) or
        (not RESET and MODE and CUR STATE(2) and not CUR STATE(1)
and not CUR_STATE(0)) or
        (not RESET and MODE and not CUR_STATE(2) and CUR_STATE(1)
and CUR STATE(0)) or
        (not RESET and MODE and not CUR_STATE(2) and not
CUR STATE(1) and not CUR STATE(0));
NEXT_STATE(2) <= (not RESET and not MODE and CUR_STATE(2) and not
CUR STATE(1) and not CUR STATE(0)) or
        (not RESET and not MODE and CUR_STATE(2) and CUR_STATE(1)
and not CUR STATE(0)) or
        (not RESET and not MODE and not CUR_STATE(2) and
CUR STATE(1) and CUR STATE(0)) or
        (not RESET and not MODE and CUR_STATE(2) and not
CUR STATE(1) and CUR STATE(0)) or
        (not RESET and MODE and not CUR_STATE(2) and not
CUR STATE(1) and not CUR STATE(0)) or
        (not RESET and MODE and CUR_STATE(2) and CUR_STATE(1) and
CUR\_STATE(0)) or
        (not RESET and MODE and CUR STATE(2) and CUR STATE(1) and
not CUR_STATE(0)) or
        (not RESET and MODE and CUR_STATE(2) and not CUR_STATE(1)
```

and CUR_STATE(0));

end transition_logic_arch;

Згенерований елемент:





Схема для Light controller



Згенерований елемент(в схемі це елемент Schema):







Схема для Top Level:




Симуляція MOD = 0, SPEED = 0, RESET = 0




MOD = 1, SPEED = 0, RESET = 0



SPEED = 1, MOD = 1, RESET = 0



SPEED = 0, MOD = 1, RESET = 1



Створення Constant файлу:

Файл testbench:

-- Vhdl test bench created from schematic D:\MKC\Lab2\TopLevel.sch - Mon May 22 22:31:25 2023

--

- -- Notes:
- -- 1) This testbench template has been automatically generated using types
- -- std_logic and std_logic_vector for the ports of the unit under test.
- -- Xilinx recommends that these types always be used for the top-level
- -- I/O of a design in order to guarantee that the testbench will bind
- -- correctly to the timing (post-route) simulation model.
- -- 2) To use this template as your testbench, change the filename to any
- -- name of your choice with the extension .vhd, and use the "Source->Add"
- -- menu in Project Navigator to import the testbench. Then
- -- edit the user defined section below, adding code to generate the
- -- stimulus for your design.

--

LIBRARY ieee;

USE ieee.std_logic_1164.ALL;

USE ieee.numeric_std.ALL;

LIBRARY UNISIM;

USE UNISIM. Vcomponents. ALL;

ENTITY TopLevel_TopLevel_sch_tb IS

END TopLevel_TopLevel_sch_tb;

ARCHITECTURE behavioral OF TopLevel_TopLevel_sch_tb IS

COMPONENT TopLevel

PORT(SPEED : IN STD_LOGIC;

```
RESET :
                        STD_LOGIC;
                   IN
     MODE :
                   IN
                        STD LOGIC;
    OUT_BUS:
                   OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
                        STD_LOGIC);
     CLOCK :
                   IN
 END COMPONENT:
 SIGNAL SPEED
                        STD_LOGIC;
 SIGNAL RESET
                        STD_LOGIC;
 SIGNAL MODE
                        STD_LOGIC;
 SIGNAL OUT_BUS :
                        STD_LOGIC_VECTOR (7 DOWNTO 0);
                        STD_LOGIC := '0';
 SIGNAL CLOCK
BEGIN
 UUT: TopLevel PORT MAP(
          SPEED => SPEED,
          RESET => RESET,
          MODE => MODE,
          OUT_BUS => OUT_BUS,
         CLOCK => CLOCK
 );
-- *** Test Bench - User Defined Section ***
 tb: PROCESS
 BEGIN
     RESET <= '0';
  MODE <= '1';
  SPEED <= '0';
  wait for 10 ms;
     RESET <= '0';
  MODE <= '1';
  SPEED <= '0':
  wait for 10 ms;
     RESET <= '0';
  MODE <= '1':
  SPEED <= '0';
  wait for 10 ms;
     RESET <= '0';
  MODE \le '1';
  SPEED <= '0';
  wait for 10 ms;
     RESET <= '0';
  MODE <= '1';
```

```
SPEED <= '0';
  wait for 10 ms;
      RESET <= '0';
  MODE \le '1';
  SPEED <= '1';
  wait for 10 ms;
      RESET \le '0';
  MODE <= '1';
  SPEED <= '1';
  wait for 10 ms;
      RESET <= '0';
  MODE <= '1';
  SPEED <= '1';
  wait for 10 ms;
      RESET <= '0';
  MODE <= '1';
  SPEED <= '1';
  wait for 10 ms;
   WAIT; -- will wait forever
 END PROCESS;
-- *** End Test Bench - User Defined Section ***
tb_clk: PROCESS
 BEGIN
  CLOCK <= not CLOCK;
  wait for 0.83 ns;
 END PROCESS;
END;
```

Висновок: на цій лабораторній роботі, я на базі стенда Elbert V2 – Spartan 3A FPGA, реалізувала цифровий автомат світлових ефектів.