



## **Звіт**

З лабораторної роботи № 2

З дисципліни “Моделювання комп’ютерних систем”

На тему: “Структурний опис цифрового автомата. Перевірка роботи автомата за допомогою стенда”

**Варіант - 2**

Виконав: ст. гр. КІ-202

Лесяк Х. В.

Прийняв:

Козак Н. Б.

Львів 2023

**Мета роботи :** На базі станда Elbert V2 – Spartan 3A FPGA, реалізувати цифровий автомат світлових ефектів.

## Завдання

### Варіант – 2:

- Пристрій повинен реалізувати 8 комбінацій вихідних сигналів згідно таблиці:

Стан#	LED_0	LED_1	LED_2	LED_3	LED_4	LED_5	LED_6	LED_7
0	1	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0
2	1	1	1	0	0	0	0	0
3	1	1	1	1	0	0	0	0
4	1	1	1	1	1	0	0	0
5	1	1	1	1	1	1	0	0
6	1	1	1	1	1	1	1	0
7	1	1	1	1	1	1	1	1

- Пристрій повинен використовувати 12MHz тактовий сигнал від мікроконтролера IC1 і знижувати частоту за допомогою внутрішнього подільника. Мікроконтролер IC1 є частиною станда Elbert V2 – Spartan 3A FPGA. Тактовий сигнал заведено на вхід LOC = P129 FPGA (див. Додаток – 1).
- Інтерфейс пристрою повинен мати вхід синхронного скидання (RESET).
- Інтерфейс пристрою повинен мати вхід керування режимом роботи (MODE):
  - Якщо MODE=0 то стан пристрою інкрементується по зростаючому фронту тактового сигналу пам'яті станів (0->1->2->3->4->5->6->7->0...).
  - Якщо MODE=1 то стан пристрою декрементується по зростаючому фронту тактового сигналу пам'яті станів (0->7->6->5->4->3->2->1->0...).
- Інтерфейс пристрою повинен мати однорозрядний вхід керування швидкістю роботи (SPEED):
  - Якщо SPEED=0 то автомат працює зі швидкістю, визначеною за замовчуванням.
  - Якщо SPEED=1 то автомат працює зі швидкістю, **В 2 РАЗИ НИЖЧОЮ** ніж в режимі (SPEED= 0).
- Для керування сигналом MODE використати будь який з 8 DIP перемикачів (див. Додаток – 1).
- Для керування сигналами RESET/SPEED використати будь які з PUSH BUTTON кнопок (див. Додаток – 1).

## Виконання роботи:

### Файл OutputLogic:

-----

-- Company:  
-- Engineer:  
--  
-- Create Date: 11:41:55 04/08/2023  
-- Design Name:  
-- Module Name: out\_logic\_intf - out\_logic\_arch  
-- Project Name:

```
-- Target Devices:
-- Tool versions:
-- Description:
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
```

```
-----
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
```

```
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
```

```
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
```

```
entity out_logic_intf is
  Port ( IN_BUS : in  std_logic_vector(2 downto 0);
        OUT_BUS : out std_logic_vector(7 downto 0)
        );
end out_logic_intf;
```

```
architecture out_logic_arch of out_logic_intf is
```

```
begin
```

```
    OUT_BUS(0) <= ((not(IN_BUS(2)) and not(IN_BUS(1)) and not(IN_BUS(0)))
or(not(IN_BUS(2)) and not(IN_BUS(1)) and IN_BUS(0)) or (not(IN_BUS(2)) and
IN_BUS(1) and not(IN_BUS(0))) or (not(IN_BUS(2)) and IN_BUS(1) and
IN_BUS(0)) or (IN_BUS(2) and not(IN_BUS(1)) and not(IN_BUS(0))) or
(IN_BUS(2) and not (IN_BUS(1)) and IN_BUS(0)) or (IN_BUS(2) and IN_BUS(1)
and not(IN_BUS(0))) or (IN_BUS(2) and IN_BUS(1) and IN_BUS(0)));
```

```
    OUT_BUS(1) <= ((not(IN_BUS(2)) and not(IN_BUS(1)) and IN_BUS(0)) or
(not(IN_BUS(2)) and IN_BUS(1) and not(IN_BUS(0))) or (not(IN_BUS(2)) and
IN_BUS(1) and IN_BUS(0)) or (IN_BUS(2) and not(IN_BUS(1)) and
not(IN_BUS(0))) or (IN_BUS(2) and not (IN_BUS(1)) and IN_BUS(0)) or
(IN_BUS(2) and IN_BUS(1) and not(IN_BUS(0))) or (IN_BUS(2) and IN_BUS(1)
and IN_BUS(0)));
```

```
OUT_BUS(2) <= ((not(IN_BUS(2)) and IN_BUS(1) and not(IN_BUS(0))) or
(not(IN_BUS(2)) and IN_BUS(1) and IN_BUS(0)) or (IN_BUS(2) and
not(IN_BUS(1)) and not(IN_BUS(0))) or (IN_BUS(2) and not (IN_BUS(1)) and
IN_BUS(0)) or (IN_BUS(2) and IN_BUS(1) and not(IN_BUS(0))) or (IN_BUS(2)
and IN_BUS(1) and IN_BUS(0)));
```

```
OUT_BUS(3) <= (((not(IN_BUS(2)) and IN_BUS(1) and IN_BUS(0))) or
((IN_BUS(2) and not(IN_BUS(1)) and not(IN_BUS(0)))) or ((IN_BUS(2) and not
(IN_BUS(1)) and IN_BUS(0))) or ((IN_BUS(2) and IN_BUS(1) and
not(IN_BUS(0)))) or ((IN_BUS(2) and IN_BUS(1) and IN_BUS(0))));
```

```
OUT_BUS(4) <= ((IN_BUS(2) and not(IN_BUS(1)) and not(IN_BUS(0))) or
(IN_BUS(2) and not (IN_BUS(1)) and IN_BUS(0)) or (IN_BUS(2) and IN_BUS(1)
and not(IN_BUS(0))) or (IN_BUS(2) and IN_BUS(1) and IN_BUS(0)));
```


```
OUT_BUS(5) <= ((IN_BUS(2) and not (IN_BUS(1)) and IN_BUS(0)) or
((IN_BUS(2)) and IN_BUS(1) and not(IN_BUS(0))) or (IN_BUS(2) and IN_BUS(1)
and IN_BUS(0)));
```

```
OUT_BUS(6) <= ((IN_BUS(2) and IN_BUS(1) and not(IN_BUS(0))) or
(IN_BUS(2) and IN_BUS(1) and IN_BUS(0)));
```

```
OUT_BUS(7) <= (IN_BUS(2) and IN_BUS(1) and IN_BUS(0));
```

```
end out_logic_arch;
```

### Згенерований елемент:



### Файл TransitionLogic:

---

```
-- Company:
-- Engineer:
--
-- Create Date: 16:13:21 02/23/2020
-- Design Name:
-- Module Name: transition_logic_intf - transition_logic_arch
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
```

```
-----
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
```

```
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
```

```
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
```

```
entity transition_logic_intf is
    Port ( CUR_STATE : in std_logic_vector(2 downto 0);
          MODE : in std_logic;
          NEXT_STATE : out std_logic_vector(2 downto 0);
          RESET : in std_logic
        );
end transition_logic_intf;
```

```
architecture transition_logic_arch of transition_logic_intf is
```


```
begin
```

```
    NEXT_STATE(0) <= (not RESET and not MODE and not CUR_STATE(2) and
not CUR_STATE(1) and not CUR_STATE(0)) or
        (not RESET and not MODE and CUR_STATE(2) and CUR_STATE(1)
and not CUR_STATE(0)) or
```


(not RESET and not MODE and not CUR\_STATE(2) and  
 CUR\_STATE(1) and not CUR\_STATE(0)) or  
 (not RESET and not MODE and CUR\_STATE(2) and not  
 CUR\_STATE(1) and not CUR\_STATE(0)) or  
 (not RESET and MODE and not CUR\_STATE(2) and not  
 CUR\_STATE(1) and not CUR\_STATE(0)) or  
 (not RESET and MODE and CUR\_STATE(2) and CUR\_STATE(1) and  
 not CUR\_STATE(0)) or  
 (not RESET and MODE and not CUR\_STATE(2) and CUR\_STATE(1)  
 and not CUR\_STATE(0)) or  
 (not RESET and MODE and CUR\_STATE(2) and not CUR\_STATE(1)  
 and not CUR\_STATE(0));

NEXT\_STATE(1) <= (not RESET and not MODE and not CUR\_STATE(2) and not  
 CUR\_STATE(1) and CUR\_STATE(0)) or  
 (not RESET and not MODE and not CUR\_STATE(2) and  
 CUR\_STATE(1) and not CUR\_STATE(0)) or  
 (not RESET and not MODE and CUR\_STATE(2) and not  
 CUR\_STATE(1) and CUR\_STATE(0)) or  
 (not RESET and not MODE and CUR\_STATE(2) and CUR\_STATE(1)  
 and not CUR\_STATE(0)) or  
 (not RESET and MODE and CUR\_STATE(2) and CUR\_STATE(1) and  
 CUR\_STATE(0)) or  
 (not RESET and MODE and CUR\_STATE(2) and not CUR\_STATE(1)  
 and not CUR\_STATE(0)) or  
 (not RESET and MODE and not CUR\_STATE(2) and CUR\_STATE(1)  
 and CUR\_STATE(0)) or  
 (not RESET and MODE and not CUR\_STATE(2) and not  
 CUR\_STATE(1) and not CUR\_STATE(0));


NEXT\_STATE(2) <= (not RESET and not MODE and CUR\_STATE(2) and not  
 CUR\_STATE(1) and not CUR\_STATE(0)) or  
 (not RESET and not MODE and CUR\_STATE(2) and CUR\_STATE(1)  
 and not CUR\_STATE(0)) or  
 (not RESET and not MODE and not CUR\_STATE(2) and  
 CUR\_STATE(1) and CUR\_STATE(0)) or  
 (not RESET and not MODE and CUR\_STATE(2) and not  
 CUR\_STATE(1) and CUR\_STATE(0)) or  
 (not RESET and MODE and not CUR\_STATE(2) and not  
 CUR\_STATE(1) and not CUR\_STATE(0)) or  
 (not RESET and MODE and CUR\_STATE(2) and CUR\_STATE(1) and  
 CUR\_STATE(0)) or  
 (not RESET and MODE and CUR\_STATE(2) and CUR\_STATE(1) and  
 not CUR\_STATE(0)) or  
 (not RESET and MODE and CUR\_STATE(2) and not CUR\_STATE(1)  
 and CUR\_STATE(0));



## Схема для Top Level:




## Симуляція MOD = 0, SPEED = 0, RESET = 0







MOD = 1, SPEED = 0, RESET = 0



SPEED = 1, MOD = 1, RESET = 0



SPEED = 0, MOD = 1, RESET = 1



## Створення Constant файлу:

```
1 #*****#
2 # This file is a .ucf for ElbertV2 Development Board #
3 # To use it in your project : #
4 # * Remove or comment the lines corresponding to unused pins in the project #
5 # * Rename the used signals according to the your project #
6 #*****#
7
8 #*****#
9 # UCF for ElbertV2 Development Board #
10 #*****#
11 CONFIG VCCAUX = "3.3" ;
12
13 # Clock 12 MHz
14 NET "CLOCK" LOC = P129 | IOSTANDARD = LVCMOS33 | PERIOD = 12MHz;
15
16 #*****#
17 # LED #
18 #*****#
19
20 NET "OUT_BUS(0)" LOC = P46 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
21 NET "OUT_BUS(1)" LOC = P47 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
22 NET "OUT_BUS(2)" LOC = P48 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
23 NET "OUT_BUS(3)" LOC = P49 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
24 NET "OUT_BUS(4)" LOC = P50 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
25 NET "OUT_BUS(5)" LOC = P51 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
26 NET "OUT_BUS(6)" LOC = P54 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
27 NET "OUT_BUS(7)" LOC = P55 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
28
29 #*****#
30 # DP Switches #
31 #*****#
32
33 NET "MODE" LOC = P70 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
34
35 #*****#
36 # Switches #
37 #*****#
38
39 NET "SPEED" LOC = P80 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
40 NET "RESET" LOC = P79 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
41
```

## Файл testbench:

-- Vhdl test bench created from schematic D:\MKC\Lab2\TopLevel.sch - Mon May 22 22:31:25 2023

--

-- Notes:

-- 1) This testbench template has been automatically generated using types  
-- std\_logic and std\_logic\_vector for the ports of the unit under test.

-- Xilinx recommends that these types always be used for the top-level

-- I/O of a design in order to guarantee that the testbench will bind

-- correctly to the timing (post-route) simulation model.

-- 2) To use this template as your testbench, change the filename to any

-- name of your choice with the extension .vhd, and use the "Source->Add"

-- menu in Project Navigator to import the testbench. Then

-- edit the user defined section below, adding code to generate the

-- stimulus for your design.

--

LIBRARY ieee;

USE ieee.std\_logic\_1164.ALL;

USE ieee.numeric\_std.ALL;

LIBRARY UNISIM;

USE UNISIM.Vcomponents.ALL;

ENTITY TopLevel\_TopLevel\_sch\_tb IS

END TopLevel\_TopLevel\_sch\_tb;

ARCHITECTURE behavioral OF TopLevel\_TopLevel\_sch\_tb IS

COMPONENT TopLevel

PORT( SPEED : IN STD\_LOGIC;

```

    RESET      :    IN   STD_LOGIC;
    MODE       :    IN   STD_LOGIC;
    OUT_BUS    :    OUT  STD_LOGIC_VECTOR (7 DOWNT0 0);
    CLOCK      :    IN   STD_LOGIC);
END COMPONENT;

```

```

SIGNAL SPEED      :    STD_LOGIC;
SIGNAL RESET      :    STD_LOGIC;
SIGNAL MODE       :    STD_LOGIC;
SIGNAL OUT_BUS    :    STD_LOGIC_VECTOR (7 DOWNT0 0);
SIGNAL CLOCK      :    STD_LOGIC := '0';

```

```

BEGIN

```

```

    UUT: TopLevel PORT MAP(
        SPEED => SPEED,
        RESET => RESET,
        MODE => MODE,
        OUT_BUS => OUT_BUS,
        CLOCK => CLOCK
    );

```

```

-- *** Test Bench - User Defined Section ***

```

```

tb : PROCESS
BEGIN

```

```

    RESET <= '0';
    MODE <= '1';
    SPEED <= '0';
    wait for 10 ms;

```

```

    RESET <= '0';
    MODE <= '1';
    SPEED <= '0';
    wait for 10 ms;

```

```

    RESET <= '0';
    MODE <= '1';
    SPEED <= '0';
    wait for 10 ms;

```

```

    RESET <= '0';
    MODE <= '1';
    SPEED <= '0';
    wait for 10 ms;

```

```

    RESET <= '0';
    MODE <= '1';

```

```
SPEED <= '0';  
wait for 10 ms;
```

```
    RESET <= '0';  
    MODE <= '1';  
    SPEED <= '1';  
    wait for 10 ms;
```

```
    RESET <= '0';  
    MODE <= '1';  
    SPEED <= '1';  
    wait for 10 ms;
```

```
    RESET <= '0';  
    MODE <= '1';  
    SPEED <= '1';  
    wait for 10 ms;
```

```
    RESET <= '0';  
    MODE <= '1';  
    SPEED <= '1';  
    wait for 10 ms;
```

```
    WAIT; -- will wait forever
```

```
END PROCESS;
```

```
-- *** End Test Bench - User Defined Section ***
```

```
tb_clk: PROCESS
```

```
BEGIN
```

```
    CLOCK <= not CLOCK;
```

```
    wait for 0.83 ns;
```

```
END PROCESS;
```

```
END;
```

**Висновок:** на цій лабораторній роботі, я на базі стенда Elbert V2 – Spartan 3A FPGA, реалізувала цифровий автомат світлових ефектів.