### 分工

|  |  |  |
| --- | --- | --- |
| **序号** | **姓名** | **文献** |
| 18 | 马睿 | Chapt3 [21]-[25] |

### Chapter 3

1. W. C. Elmore. The transient response of damped linear networks with particular regard to wideband amplifiers. Journal of Applied Physics, 19:55–63, January 1948.
2. J. Rubenstein, P. Penfield, and M. A. Horowitz. Signal delay in RC tree networks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 202–211, July 1983.
3. R. Gupta, B. Tutuianu, and L. T. Pileggi. The Elmore delay as a bound for RC trees with generalized input signals. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 16(1):95–104, January 1997.
4. L.T. Pillage and R. A.Rohrer. Asymptotic wavelform evaluation for timing analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 9(4):352–366, April 1990.
5. R. Kay and L. Pileggi. PRIMO: Probability interpretation of moments for delay calculation. In Proceedings of the ACM/IEEE Design Automation Conference, San Francisco, CA, pp. 463–468, 1998.
6. F. Liu, C. V. Kashyap, and C. J. Alpert. A delay metric for RC circuits based on the Weibull distribution. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA, pp. 620–624, 2002.
7. C. J. Alpert, F. Liu, C. V. Kashyap, and A. Devgan. Close-form delay and skew metrics made easy. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(12):1661–1669, December 2004.
8. T. Lin, E. Acar, and L. Pileggi. H-gamma: An RC delay metric based on a gamma distribution approximation of the homogeneous response. In Proceedings of the IEEE/ACM International Conference on Computer- Aided Design, San Jose, CA, pp. 19–25, 1998.
9. K. L. Shepard, V. Narayanan, and R. Rose. Harmony: Static noise analysis of deep submicron digital integrated circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 18(8):1132–1150, August 1999.
10. P. Chen, D. A. Kirkpatrick, and K. Keutzer. Miller factor for gate-level coupling delay calculation. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA, pp. 68–74, 2000.
11. A. Devgan. Efficient coupled noise estimation for on-chip interconnects. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA, pp. 147–153, 1997.
12. M. Kuhlmann and S.S. Sapatnekar. Exact and efficient crosstalk estimation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(7):858–866, July 2001.
13. A. Vittal and M. Marek-Sadowska. Crosstalk reduction for VLSI. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 16(3):290–298, March 1997.
14. J. Cong, D. Z. Pan, and P. V. Srinivas. Improved crosstalk modeling for noise-constrained interconnect optimization. In Proceedings of the Asia/South Pacific Design Automation Conference, Yokohama, Japan, pp. 373–378, 2001.
15. L. He and K. M. Lepak. Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization. In Proceedings of the ACM International Symposium on Physical Design, San Diego, CA, pp. 55–60, 2000.
16. Y.Massoud, S.Majors, J.Kawa, T.Bustami, D.MacMillen, and J.White. Managing on-chip inductive effects. IEEE Transactions on VLSI Systems, 10(6):789–798, December 2002.
17. N. Weste and K. Eshraghian. Principles of CMOS VLSI Design, 2nd edn. Addison-Wesley, Reading, MA,1993.
18. F. Najm. A survey of power estimation techniques in VLSI circuits. IEEE Transactions on VLSI Systems, 2(4):446–455, December 1994.
19. A. Hirata, H. Onodera, and K. Tamaru. Estimation of short-circuit power dissipation for static CMOS gates. IEICE Transactions on Fundamentals of Electronics, E00-A(1):304–311, January 1995.
20. K. Nose and T. Sakurai. Analysis and future trend of short-circuit power. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 19(9):1023–1030, September 2000.
21. K. Roy, S.Mukhopadhyay, and H. Mahmoodi-Meimand. Leakage current mechanisms and leakage reduc-tion techniques in deep-micrometer CMOS circuits. Proceedings of the IEEE, 91(2):305–327, February 2003.
22. S. Mukhopadhyay, A. Raychowdury, K. Roy, and C. Kim. Accurate estimation of total leakage in nanometer- scale bulk CMOS circuits based on device geometry and doping profile. IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems, 24(3):363–381, March 2005.
23. K.Bowman, L. Wang, X. Tang, and J. D. Meindl. A circuit-level perspective of the optimum gate oxide thickness. IEEE Transactions on Electron Devices, 48(8):1800–1810, August 2001.
24. B. H. Lee, L. Kang, W. J. Qi, R. Nieh, Y. Jeon, K. Onishi, and J. C. Lee. Ultrathin hafnium oxide with low leakage and excellent reliability for alternative gate dielectric application. In Technical Digest of International Electron Devices Meeting (IEDM), Washington, D.C., pp. 133–136, 1999.
25. F. Gao and J. P. Hayes. Exact and heuristic approach to input vector control for leakage power reduction. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(11):2564–2571, November 2006.
26. S.Mutoh et al. 1-V power supply high-speed digital circuit technology with multithreshold voltage CMOS. IEEE Journal of Solid-State Circuits, 30(8):847–854, August 1995.
27. D. Lee, D. Blaauw, and D. Sylvester. Static leakage reduction through simultaneous υt /tox and state assign- ment. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(7):1014–1029, July 2005.
28. K. Kanda, K. Nose, H. Kawaguchi, and T. Sakurai. Design impact of positive temperature dependence on drain current in sub-1-V CMOS VLSIs. IEEE Journal of Solid-State Circuits, 36(10):1559–1564, October 2001.
29. V. Gerousis. Design and modeling challenges for 90 nm and 50 nm. In Proceedings of the IEEE Custom Integrated Circuits Conference, San Jose, CA, pp. 353–360, 2003.
30. D. K. Schroder. Negative bias temperature instability: Road to cross in deep submicron silicon semicon- ductor manufacturing. Journal of Applied Physics, 94(1):1–18, July 2003.
31. M. A. Alam. A critical examination of the mechanics of dynamic NBTI for pMOSFETs. In IEEE International Electronic Devices Meeting, Washington, D.C., pp.14.4.1–14.4.4, 2003.
32. S. V. Kumar, C. H. Kim, and S. S. Sapatnekar. An analytical model for negative bias temperature instability (NBTI). In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA, pp. 493–496, 2006.
33. A. M. Yassine, H. E. Nariman, M. McBride, M. Uzer, and K. R.Olasupo. Time dependent breakdown of ultrathin gate oxide. IEEE Transactions on Electron Devices, 47(7):1416–1420, July 2000.
34. J. H. Lienhard and J. H. Lienhard. A Heat Transfer Textbook, 3rd edn. Phlogiston Press, Cambridge, MA,2005.
35. Y. Cheng and S. M. Kang. A temperature-aware simulation environment for reliable ULSI chip design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 19(10):1211–1220, October 2000.
36. T. -Y. Wang and C. C. -P. Chen. 3-D thermal-ADI: A linear-time chip level transient thermal simulator. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(12):1434–1445, December 2002.
37. Y. Zhan, B. Goplen, and S. Sapatnekar. Electrothermal analysis and optimization techniques for nanoscale integrated circuits. In Proceedings of the Asia/South Pacific Design Automation Conference, Yokohama, Japan, pp. 219–222, 2006.
38. H. Qian, S. Nassif, and S. Sapatnekar. Random walks in a supply network. In Proceedings of the ACM/IEEE Design Automation Conference, Anaheim, CA, pp. 93–98, 2003.
39. P. Li, L. T. Pileggi, M. Ashehi, and R. Chandra. IC thermal simulation and modeling via efficient multigrid- based approaches. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(9):1763–1776, September 2006.
40. S. Sapatnekar, Timing, Kluwer Academic Publishers, Boston, MA, 2004.