nput or output	Signal name	R-format	LDUR	STUR	CBZ	Signal name	_Effect wh	en deasserted	Effec	ct when asserted		M Hazard: As
Inputs	I[31]	1	1	1	1	Reg2Loc	The register number for Read register 2		_	mber for Read registe	er 2 ther	e is no hazard in
	1[30]	Х	1	1	0		comes from the Rm field (bits 20:16).		comes from the	Rt field (bits 4:0).	the	WB stage, becau assume that the
	I[29]	X	1	1	1	RegWrite	None.			the Write register inp value on the Write da	ut is ita input.	ster file supplies
	I[28]	0	1	1	1	ALUSrc		operand comes from th	e The second ALI	U operand is the sign	- the	correct result if ruction in the ID
	I[27]		1		0	PCSrc	second register file output (Read data 2). The PC is replaced by the output of the adder that computes the value of PC + 4. None. None.					e reads the same
	I[26] I[25]	0	0	0	0				that computes the branch target		regi	ster written by t ruction in the W
	I[24]	X	0	0	0	MemRead						e. Such a regist
	I[23]	0	0	0	X	MemWrite			Data memory contents designated by the		y the file	performs anoth n of forwarding
	I[22]	0	1	0	X	-			address input at the Write data in	re replaced by the va		it occurs within
	I[21]	0	0	0	X	MemtoReg		the register Write data	The value fed to	the register Write da	regi	ster file.
Outputs	Reg2Loc	0	Χ	1	1		input comes from	the ALU.	comes from the	data memory.		
	ALUSrc	0	1	1	0			Instruction		Desired	ALU cont	rol
	MemtoReg	0	1	X	Х	Instruc		operation	Opcode field	ALU action	input	
	RegWrite	1	1	0	0	LDUR	00	load register	XXXXXXXXXXX	add	0010	
	MemRead	0	1	0	0	STUR	00	store register compare and	XXXXXXXXXXX	pass input b	0010 0111	
	MemWrite	0	0	1	0	- 052	01	branch on zero	***************************************	pass input b	0111	
	Branch	0	0	0	1	R-type	10	ADD	10001011000	add	0010	
	ALUOp1	1	0	0	0	R-type	10	SUB	11001011000	subtract	0110	
	ALUOp0	0	0	0	1	R-type	10	AND	10001010000	AND	0000	
						R-type	10	ORR	10101010000 if isExecut	OR tionHazardFrom	0001 N then	
4 —	Add				(a) v	Addre		O Mux		<= "00"; tionHazardFrom	M then	
$\neg \longleftarrow$	Inchestic -	ro 51	RegW	rite	Shift left 2	-			forwardB	noryHazardFrom	M then	
Rea			Read register 1	Read			Me	mWrite	else forwardB	<= "00";		
	struction [→ M u	Read register 2	data 1	ALUSrc	Ze		Memt	end if; of function is	sExecutionHaza	rdFromN =	eturn hool
Inst	[31-0] truction emory		Write register	Read data 2	₩ W U	ALU AL resu		ess Read data	return ex exMemD	<pre>MemRegWrite = /= 31 and</pre>		
	Instruction	Reg2Loc [31-0]	Write data Reg	gisters 64	* 1		Write	Data	return ex	SExecutionHaza MemRegWrite = /= 31 and = m;		eturn bool
fine n x0 fine returr fine recurs	n x0 siveResult x11			xtend	ALU	rol	Mei	mRead	return me memWbrD not (ex	sMemoryHazardF emWbrRegWrite) /= 31 and cMemRegWrite =	= '1' and	rn boolean
. global my um:	/sum	L			ALO	Ор			- ex	<pre><memd 31="" <memd="n)" =="" an="" and<="" pre=""></memd></pre>		
	= 1, branch to "base		ne series ne series	Size x0 Pointer x1	\$SP	(stack pointe			memWbrD		nomble re-t	nn haal
b.eq base0	Case	44-01	na fil	o o i Numbra	v11 60	0×000000	n 000000000000000000000000000000000000	link register (LR) ×00000000080001310		sMemoryHazardF emWbrRegWrite		
,			.ne fibona .ne count	cciNumber x12	X I I 70	0×000000	0000000006	×000000008000131C ×000000008000131C	memWbrD) /= 31 and		
	and lr to stack		ne backTw		9(0×000000	00000000008	x0000000008000131C x0000000008000131C		<pre><memregwrite =<="" pre=""><pre><memd 31="" =="" an<="" pre=""></memd></pre></memregwrite></pre>		
sub sp, sp str n, [sp					BO	pushing to st	ack 900000A 0	×00000000080001310 ×000000000800012B8		cMemD /- 31 an cMemD = m) and		
str n, [sp str x30, [, -		global fi	bonacci					memWbrD	,		
			nacci: nov fibona	cciNumber,	0		Mux	control Source		Explana	ation	
	ive function call			acciNumber,		Pointer.	#0] Forward	A = 00 ID/EX	The first ALU or	perand comes from t	he register file	e.
sub n, n,	1	a	dd series	Pointer, s	seriesPoin	ter, #8	Forward			perand is forwarded t		
bl mysum	siveResult, return		6/1	and March	1		Forward	A = O1 MEM/WB	The first ALU or ALU result.	perand is forwarded t	from data mer	mory or an earl
mov recurs	siveresult, return			cciNumber, acciNumber		Pointon	#07 Forward	B = 00 ID/EX		U operand comes fro	m the register	r file.
// pop n a	and lr from stack			acciNumber Pointer, s			Forward		_	U operand is forward		
ldr x30, [·	50,103		3. 100. 011	, #0	Forward		The second ALI	U operand is forward		
ldr n, [sp	, #0]	п	ov count,	2					earlier ALU resu	ult.		
add sp, sp), #(8*2)						Ex	Hazard: This case for	rwards the result	from the previous in	nstruction	
	n + mysum(n-1) n, n, recursiveResul	t a	dur backT dd fibona tur fibon	wo, [serie cciNumber, acciNumber Pointer, s	fibonacc , [series	iNumber, Pointer,	backTwo reg	either input of the ALI the register file, and the gister number of ALU on steer the multiplexon gister EX/MEM.	J. If the previous ne write register no inputs A or B, pro r to pick the value	instruction is going umber matches the povided it is not regis to instead from the pi	to write read ter 31, ipeline	0 000 0
eCase: mov returr	ı, 1	(cmp count,	seriesSiz	start		LDUR X9, [X22,		CC 3 CC 4	CC 5 CC 6 Loads X9 from Dat which happens on after ADD needs X Hence, stalling oc.	ta Memory, e clock cycle 9 for a command.	
ret	aveum 4		olt loop	50dile, #1	series[0] =	.0	ADD X9, X2	21 X9	Reg			Write
	nysum	ŀ	or 1r		series[0] = series[1] = i = 2		AUU A3, A2	IM I	- Reg	ALU- T DM-	- Reg	Read
	n = 1			ser	ies[i] = series[i-1]	+ series[i-2]	SUB X10, X9	, X22		Reg	DM Rec	
eturn 1	<pre>return n + mysum(n-1)</pre>	\rightarrow			+							

AND X11, X9, X10 STUR X11, [X22, #48] CPI of 1.5. P2 has a 2.5 GHz clock rate and a CPI of 1.0. P3 has a 4.0 GHz clock rate and has a CPI of 2.2.

- a. Which processor has the highest performance expressed in instructions per second?
 b. If the processors each execute a program in 10 seconds, find the number of cycles and the number of instructions
- c. We are trying to reduce the execution time by 30% but this leads to an increase of 20% in the CPI. What clock rate should we have to get this time reduction?

Problem 1.5

Answer:

	Clock rate	CPI	IC
P1	3GHz	1.5	Same
P2	2.5GHz	1.0	Same
P3	4.0GHz	2.2	Same

Instructions per second = Clock rate / CPI

Instructions per second (P1) = 3GHz $\dot{/}$ 1.5 = 2 X 10 9 = 2000 MIPS (million instructions per second)

Instructions per second (P2) = $2.5 \text{GHz} / 1.0 = 2.5 \times 10^9 = 2500 \text{ MIPS}$ Instructions per second (P3) = $4.0 \text{GHz} / 2.2 = 1.818 \times 10^9 = 1818 \text{ MIPS}$

From this sense, P2 has the highest performance in terms of instructions per second.

b) If the total execution time is 10 seconds, then

Number of cycles (P1) = 10 X 3GHz = 3 x 1010 cycles

Number of instructions (P1) = Number of cycles / CPI = $3x10^{10}/1.5 = 2x10^{10}$

cycles (P2) = 10 X 2.5GHz = 2.5 x 10¹⁰ cycles

Number of instructions (P2) = Number of cycles / CPI = $2.5 \times 10^{10} / 1.0 = 2.5 \times 10^{10}$

cycles (P3) = 10 X 4.0GHz = 4 x 10^{10} cycles Number of instructions (P3) = Number of cycles / CPI = 4x 10^{10} /2.2= 1.818x 10^{10}

If we reduce the execution time by 30% while increase the CPI by 20%,

Execution time (old) = IC (old) x CPI (old) / Clock Rate(old) Execution time (new) = IC (new) x CPI (new) / Clock Rate(new)

 $\frac{\text{Execution time (old)}}{\text{Execution time (new)}} = \frac{\text{IC (old) x CPI (old) / Clock Rate(old)}}{\text{IC (new) x CPI (new) / Clock Rate(new)}}$

IC (old) and IC (new) is the same, so it is cancelled out, we get $\frac{\text{Execution time (old)}}{\text{Execution time (old)}} = \frac{\text{CPI (old) x Clock Rate(new)}}{\text{Execution time (old)}}$

 $\frac{1}{\text{Execution time (new)}} = \frac{1}{\text{CPI (new)} \times \text{Clock Rate(old)}}$

Execution time (old) / Execution time (new) = 1/0.7 = 1.43

CPI (new) /CPI (old) = 1.2

$$1.43 = \frac{\text{Clock Rate(new)}}{1.2 \text{ x Clock Rate(old)}}$$

So clock rate (new) = 1.42 x 1.2 x Clock rate (old) = 1.714 x Clock Rate (old)

Clock rate new (P1) = 1.714 x 3GHz = 5.143 GHz

Clock rate new (P2) = 1.714 x 2.5GHz = 4.286 GHz

Clock rate new (P3) = 1.714 x 4GHz = 6.857 GHz

1.11 The results of the SPEC CPU2006 bzip2 benchmark running on an AMD Barcelona has an instruction count of 2.389E12, an execution time of 750 s, and a reference time of 9650 s.

1.11.1 [5] <COD §§1.6, 1.9> Find the CPI if the clock cycle time is 0.333 ns.

1.11.2 [5] < COD §1.9> Find the SPECratio.

1.11.3 [5] < COD §§1.6, 1.9> Find the increase in CPU time if the number of instructions of the benchmark is increased by 10% without affecting the CPI

1.11.4 [5] < COD §§1.6, 1.9> Find the increase in CPU time if the number of instructions of the benchmark is increased by 10% and the CPI is increased by 5%

Problem 1.11.1 - 1.11.4

Answer:

1.11.1 Execution time = IC X CPI X Clock cycle time

CPI = Execution time / (IC X Clock cycle time) = 750 / (2.389E12 X 0.333ns) = 0.943

1.11.2 SPECratio = Reference time / Execution time = 9650/750 = 12.87

1.11.3 If the IC increases by 10%, while CPI and clock cycle time is the same, then the CPU time is also increased by 10%.

1.11.4 If the IC increases by 10%, and CPI increases by 5%, and clock cycle time is the same,

Execution time (new) = IC(new) x CPI(new) x Clock cycle time = $1.1 \times IC(old) \times 1.05 \times CPI(old) \times Clock$ cycle time

= 1.155 Execution time (old)

So the execution time is increased by 15.5%.

1.12 COD Section 1.10 (Fallacies and pitfalls) cites as a pitfall the utilization of a subset of the performance equation as a performance metric. To illustrate this, consider the following two processors. P1 has a clock rate of 4 GHz, average CPI of 0.9, and requires the execution of 5.0E9 instructions. P2 has a clock rate of 3 GHz, an average CPI of 0.75, and requires the execution of 1.0E9 instructions

1.12.1 [5] < COD §§1.6, 1.10> One usual fallacy is to consider the computer with the largest clock rate as having the highest ince. Check if this is true for P1 and P2

Problem 1.12.1

Answer:

	Clock rate	CPI	IC
P1	4GHz	0.9	5.0E9
P2	3GHz	0.75	1.0E9

Execution time = IC X CPI / clock rate

Execution time (P1) = 5.0E9 x 0.9 / 4GHz = 1.125 (seconds)

Execution time (P2) = $1.0E9 \times 0.75 / 3GHz = 0.25$ (second)

So even though P1 has a faster clock rate (4GHz vs 3GHz), but it needs to execute 5 times the instructions as that of P2, so overall P2 has a better performance.

1.5 [4] <COD §1.6> Consider three different processors P1, P2, and P3 executing the same instruction set. P1 has a 3 GHz clock rate and a 1.13 Another pitfall cited in COD Section 1.10 (Fallacies and pitfalls) is expecting to improve the overall performance of a computer by improving only one aspect of the computer. Consider a computer running a program that requires 250 s, with 70 s spent executing FP instructions, 85 s executed L/S instructions, and 40 s spent executing branch instructions

1.13.1 [5] <COD §1.10> By how much is the total time reduced if the time for FP operations is reduced by 20%?

1.13.2 [5] <COD §1.10> By how much is the time for INT operations reduced if the total time is reduced by 20%?

 $\textbf{1.13.3} \ [5] < \texttt{COD} \ \S 1.10 > \texttt{Can} \ \text{the total time can be reduced by } 20\% \ \text{by reducing only the time for branch instructions?}$

Problem 1.13

Answer:

Total time 250 s; Floating point (FP), 70 s; Load/Store (LS), 85 s; Branch (B), 40 s; Integer(INT), 55s

1.13.1

If FP is reduced by 20%, then the new FP time is $70 \times 80\% = 56 \text{ s}$

The new total time is 56 + 85 + 40 + 55 = 236 seconds

The speedup = 250 / 236 = 1.05

1.13.2

If the total time is reduced by 20%, then it is 250 x 20% = 50 s. INT was 55 s in total, minus 50 s, so now INT need to be finished in only 5 s.

1.13.3

If the total time is reduced by 20%, then it is 250 x 20% = 50 s. Branch only takes 40 s in total, so the answer is no, we cannot reduce the total time by 20% by reducing only the time for branch instructions.

