

密级状态: 绝密() 秘密() 内部() 公开(√)

Rockchip DRM Panel Porting Guide

(第二系统产品部)

文件状态:	当前版本:	V1.2
[√] 正在修改	作 者:	闭伟勇
[]正式发布	完成日期:	2017-4-15
	审核:	
	完成日期:	

福州瑞芯微电子股份有限公司

Fuzhou Rockchips Semiconductor Co., Ltd

(版本所有,翻版必究)



版本历史

版本号	作者	修改日期	修改说明	备注
V1.0	闭伟勇	2017-4-15	初始版本	
V1.1	黄家钗	2017-4-17	加入 LVDS 屏配置说明	
V1.2	闭伟勇	2017-8-15	同步代码,更新 MIPI 章节。	



目 录

1	Docume	entatio	on And Source Code	1
	1.1	keri	nel	1
	1.2	u-be	oot	2
2	MIPI-DS	SI		3
	2.1	DT	Bindings	3
	2.1.	.1	MIPI-DSI Host	3
	2.1.	.2	MIPI-DPHY	3
	2.1.	.3	LOGO	3
	2.1.	.4	Panel	4
	2.1.	.5	Command	6
3	eDP			11
	3.1	配量	置方式 1	11
	3.1.	.1	Kernel	11
	3.2	配量	置方式 2	13
	3.2	1	Kernel	13
	3.2	2	U-boot	16
	3.3	配量	置方式 3	16
	3.3	.1	Kernel	17
4	LVDS			18
	4.1	LVI	DS 节点配置	18
	4.2	属性	生说明	19
	4.3	Dat	ta mapping	20



1 Documentation And Source Code

1.1 kernel

Source Code Dir:

drivers/gpu/drm/rockchip/

drivers/gpu/drm/bridge/

drivers/gpu/drm/panel/

drivers/phy/

Documentation Dir:

Documentation/devicetree/bindings/display/rockchip/

Documentation/devicetree/bindings/display/bridge/

Documentation/devicetree/bindings/display/panel/

Documentation/devicetree/bindings/phy/

Driver	File	Doc
Core	rockchip_drm_drv.c	rockchip-drm.txt
Framebuffer	rockchip_drm_fb.c	
GEM	rockchip_drm_gem.c	
VOP	rockchip_drm_vop.c rockchip_vop_reg.c	rockchip-vop.txt
LVDS	rockchip_lvds.c	rockchip-lvds.txt
RGA	rockchip_drm_rga.c	rockchip-rga.txt
MIPI	dw-mipi-dsi.c phy-rockchip-inno-mipi-dphy.c	dw_mipi_dsi_rockchip.txt phy-rockchip-inno-mipi-dphy.txt
HDMI	dw_hdmi-rockchip.c dw-hdmi.c	dw_hdmi-rockchip.txt dw_hdmi.txt
INNO HDMI	inno_hdmi.c	inno_hdmi-rockchip.txt
eDP	analogix_dp-rockchip.c	analogix_dp-rockchip.txt

1



	analogix_dp_core.c	analogix_dp.txt
	analogix_dp_reg.c	rockchip-dp-phy.txt
	phy-rockchip-dp.c	
DP	cdn-dp-core.c	cdn-dp-rockchip.txt
	cdn-dp-reg.c	
Panel	panel-simple.c	simple-panel.txt

1.2u-boot

Source Code Dir:

drivers/video/

Driver	File
Core	rockchip_display.c
	rockchip_crtc.c
	rockchip_connector.c
	rockchip_phy.c
	rockchip_panel.c
VOP	rockchip_vop.c
	rockchip_vop_reg.c
eDP	rockchip_analogix_dp.c
	rockchip_analogix_dp_reg.c
MIPI	rockchip_mipi_dsi.c
	rockchip-dw-mipi-dsi.c
	rockchip-inno-mipi-dphy.c
Panel	panel_simple.c
	rockchip_dsi_panel.c
LVDS	rockchip_lvds.c



2 MIPI-DSI

2.1 DT Bindings

2.1.1 MIPI-DSI Host

① 属性说明

Property	Value	Comment
rockchip,lane-rate	80~1000	如果没有配置该属性,驱动会根据屏的 timing
		计算 lane-rate。单位为 mbps/lane。

2.1.2 MIPI-DPHY

```
&mipi_dphy {
         status = "okay";
};
```

Note: 只适用于使用 Non-SNPS PHY 作为 DPHY 的 Soc 系列,比如 RK3366/RK3368。对于使用 SNPS PHY 作为 DPHY 的 Soc 系统,比如 RK3399,不需要配置该 node。

2.1.3 LOGO

```
%route_dsi {
         status = "okay";
};
```

Note: 如果没有开启 u-boot 阶段 Logo, 只有 Android 启动才会显示 Android Logo。



2.1.4 Panel

```
panel@0 {
        compatible = "simple-panel-dsi";
        power-supply = <&vcc_lcd>;
        backlight = <&backlight>;
        enable-gpios = <&gpio2 27 GPIO_ACTIVE_HIGH>;
        prepare-delay-ms = <20>;
        disable-delay-ms = <20>;
        unprepare-delay-ms = <20>;
        panel-exit-sequence = [
```



```
display-timings {
    native-mode = <&timing0>;

    timing0: timing0 {
        clock-frequency = <740000000>;
        hactive = <800>;
        hfront-porch = <68>;
        hsync-len = <18>;
        hback-porch = <68>;
        vactive = <1280>;
        vfront-porch = <6>;
        vsync-len = <4>;
        vback-porch = <6>;
        vsync-len = <4>;
        vback-porch = <6>;
        vsync-active = <0>;
        vsync-active = <0>;
        pixelclk-active = <0>;
        };
    };
};
```

① 属性说明

Property	Value	Comment
compatible	simple-panel-dsi	默认,不需要修改。
reg	0	默认,不需要修改。
backlight	&backlight	可选。
reset-gpios	&gpio0 21 GPIO_ACTIVE_LOW	可选,屏的 Reset 脚 GPIO 配置。
enable-gpios	&gpio0 22 GPIO_ACTIVE_HIGH	可选,屏的 Enable 脚 GPIO 配置。
dsi,flags	(MIPI_DSI_MODE_VIDEO	默认,Video Burst Mode,可以满足大部
	MIPI_DSI_MODE_VIDEO_BURST	分需求。
	MIPI_DSI_MODE_EOT_PACKET	
	MIPI_DSI_MODE_LPM)	
dsi,format	MIPI_DSI_FMT_RGB888	Pixel Format
dsi,lanes	4	Lane Number
prepare-delay-ms	20	可选,具体时序参考屏驱动。
reset-delay-ms	20	可选,具体时序参考屏驱动。
init-delay-ms	20	可选,具体时序参考屏驱动。



enable-delay-ms	20	可选,具体时序参考屏驱动。
unprepare-delay-ms	20	可选,具体时序参考屏驱动。
disable-delay-ms	20	可选,具体时序参考屏驱动。
panel-init-sequence		屏的上电初始化序列,具体参数配置方
		式参考下文说明。
panel-exit-sequence		屏的下电初始化序列,具体参数配置方
		式参考下文说明。
display-timings		Display-Timing,参考屏规格书。

Note: 除了以上部分所列 Property,还有其他可选的 Property 可以配置,具体参考内核相关文档或者屏驱动的代码。

2.1.5 Command

说明:前3个字节(16进制),分别代表 Data Type,Delay,Payload Length。

从第四个字节开始的数据代表长度为 Length 的实际有效 Payload。

第一条命令的解析如下:

39 00 04 b9 ff 83 94

Data Type: 0x39 (DCS Long Write)

Delay: 0x00 (0 ms)

Payload Length: 0x04 (4 Bytes)

Payload: 0xb9 0xff 0x83 0x94

最后一条命令的解析如下:



05 14 01 29

Data Type: 0x05 (DCS Short Write, no parameters)

Delay: 0x14 (20 ms)

Payload Length: 0x01 (1 Bytes)

Payload: 0x29

1) Data Type



Table 16 Data Types for Processor-sourced Packets

Data Type, hex	Data Type, binary	Description	Packet Size
0x01	00 0001	Sync Event, V Sync Start	Short
0x11	01 0001	Sync Event, V Sync End	Short
0x21	10 0001	Sync Event, H Sync Start	Short
0x31	11 0001	Sync Event, H Sync End	Short
0x08	00 1000	End of Transmission packet (EoTp)	Short
0x02	00 0010	Color Mode (CM) Off Command	Short
0x12	01 0010	Color Mode (CM) On Command	Short
0x22	10 0010	Shut Down Peripheral Command	Short
0x32	11 0010	Turn On Peripheral Command	Short
0x03	00 0011	Generic Short WRITE, no parameters	Short
0x13	01 0011	Generic Short WRITE, 1 parameter	Short
0x23	10 0011	Generic Short WRITE, 2 parameters	Short
0x04	00 0100	Generic READ, no parameters	Short
0x14	01 0100	Generic READ, 1 parameter	Short
0x24	10 0100	Generic READ, 2 parameters	Short
0x05	00 0101	DCS Short WRITE, no parameters	Short
0x15	01 0101	DCS Short WRITE, 1 parameter	Short
0x06	00 0110	DCS READ, no parameters	Short
0x37	11 0111	Set Maximum Return Packet Size	Short
0x09	00 1001	Null Packet, no data	Long
0x19	01 1001	Blanking Packet, no data	Long
0x29	10 1001	Generic Long Write	Long
0x39	11 1001	DCS Long Write/write_LUT Command Packet	Long
0x0C	00 1100	Loosely Packed Pixel Stream, 20-bit YCbCr, 4:2:2 Format	Long
0x1C	01 1100	Packed Pixel Stream, 24-bit YCbCr, 4:2:2 Format	Long
0x2C	10 1100	Packed Pixel Stream, 16-bit YCbCr, 4:2:2 Format	Long
0x0D	00 1101	Packed Pixel Stream, 30-bit RGB, 10-10-10 Format	Long
0x1D	01 1101	Packed Pixel Stream, 36-bit RGB, 12-12-12 Format	Long

Data Type, hex	Data Type, binary	Description	Packet Size
0x3D	11 1101	Packed Pixel Stream, 12-bit YCbCr, 4:2:0 Format	Long
0x0E	00 1110	Packed Pixel Stream, 16-bit RGB, 5-6-5 Format	Long
0x1E	01 1110	Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long
0x2E	10 1110	Loosely Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long
0x3E	11 1110	Packed Pixel Stream, 24-bit RGB, 8-8-8 Format	Long
0xX0 and 0xXF, unspecified	XX 0000 XX 1111	DO NOT USE All unspecified codes are reserved	



① DCS Write

L				
	0x05	00 0101	DCS Short WRITE, no parameters	Short
	0x15	01 0101	DCS Short WRITE, 1 parameter	Short
	0x39	11 1001	DCS Long Write/write_LUT Command Packet	Long

DCS packet 包括一个字节的 dcs 命令,以及 n 个字节的 parameters。

如果 n < 2,将以 Short Packet 的形式对 Payload 进行打包。n = 0,表示只发送 dcs 命令,不带参数,Data Type 为 0x05;n = 1,表示发送 dcs 命令,带一个参数,Data Type 为 0x15。

如果 n >= 2,将以 Long Packet 的形式对 Payload 进行打包。此时发送 dcs 命令,带 n 个参数,Data Type 为 0x39。

② Generic Write

0x03	00 0011	Generic Short WRITE, no parameters	Short
0x13	01 0011	Generic Short WRITE, 1 parameter	Short
0x23	10 0011	Generic Short WRITE, 2 parameters	Short

0x29	10 1001	Generic Long Write	Long

Gerneic Packet 包括 n 个字节的 parameters。

如果 n < 3,将以 Short Packet 的形式对 Payload 进行打包。n = 0,表示 no parameters,Data Type 为 0x03; n = 1,表示 1 parameter,Data Type 为 0x13; n = 2,表示 2 parameters,Data Type 为 0x23。

如果 n >= 3,将以 Long Packet 的形式进行对 Payload 打包,表示 n parameters,Data Type 为 0x29。

2) Delay

表示当前 Packet 发送完成之后,需要延时多少 ms,再开始发送下一条命令。

3) Payload Length

表示 Packet 的有效负载长度。

4) Payload

表示 Packet 的有效负载,长度为 Payload Length。

5) Example



(B) On sequence

 1 00 1 04 2 08 3 00 4 22	DCDC_EN L->H (VSP,VSN on) soft reset MCAP	
1 1 00 1 04 2 08 3 00 4 22	DCDC_EN L->H (VSP,VSN on) soft reset MCAP	
1 00 1 04 2 08 3 00 4 22	soft reset MCAP	
1 00 1 04 2 08 3 00 4 22	soft reset MCAP	
1 00 1 04 2 08 3 00 4 22	MCAP	
1 04 2 08 3 00 4 22	MCAP	
1 04 2 08 3 00 4 22		
1 04 2 08 3 00 4 22		
5 00	Interface setting	
1 0C	Interface ID setting	
1 3A 2 D3	DSI control	
1 E6	write display brightness	
1 2C	write control display	
1 77	set pixel format	
1 00 2 00 3 04 4 AF	set column address	
1 00 2 00 3 07 4 7F	set page address	
_	write memory / write memory continue	
	exit sleep mode	
	set display on	
	LED EN L->H	
	1	- set display on

```
panel-init-sequence = [
    05 05 00 01 01
    23 00 00 02 b0 00
    23 00 00 02 d6 01
    29 00 00 06 b3 14 08 00 22 00
    29 00 00 02 b4 0c
    29 00 00 03 b6 3a c3
    15 00 00 02 51 e6
    15 00 00 02 53 2c
    15 00 00 02 3a 77
    39 00 00 05 2a 00 00 04 af
    39 00 00 05 2b 00 00 07 7f
    05 78 00 01 29
    05 00 00 01 11
];
```



(C) Off sequence

sequence	DataTyp (hex)	index (hex)		meters (hex)	description	comment	
	NORMAL MODE						
				1			
command	05	28	-	-	set display off		
wait 20ms							
command	05	10	-	-	enter sleep mode		
wait 80ms							
DCDC_EN H->L					DCDC_EN H->L (VSP,VSN off)		
wait 20ms							
	SLEEP MODE						

```
panel-exit-sequence = [
    05 14 00 01 28
    05 50 00 01 10
];
```

3 eDP

Platform: RK33668H

Board: Sheep

Panel: LG LP079QX1-SP0V

3.1 配置方式 1

3.1.1 Kernel

3.1.1.1 Panel

\$ vim arch/arm64/boot/dts/rockchip/rk3368-sheep.dts

```
/ {
    edp_panel: edp-panel {
        compatible = "simple-panel";
        backlight = <&backlight>;
        enable-gpios = <&gpio0 22 GPIO_ACTIVE_HIGH>;

        delay,prepare = <120>;
```



```
disp_timings: display-timings {
    native-mode = <&timing0;

    timing0: timing0 {
        clock-frequency = <2000000000;
        hactive = <1536>;
        vactive = <2048>;
        hfront-porch = <12>;
        hsync-len = <16>;
        hback-porch = <488;
        vfront-porch = <48;
        vsync-len = <4>;
        vback-porch = <8>;
        vsync-active = <0>;
        vsync-active = <0>;
        vsync-active = <0>;
        pixelclk-active = <0>;
    };
};

ports {
    panel_in_edp: endpoint {
        remote-endpoint = <&edp_out_panel>;
    };
};
};
```

Note: 具体 Property 含义以及其他可选 Property 配置,参考内核相关文档和驱动。

3.1.1.2 eDP Host

```
&edp {
    force-hpd;
    status = "okay";

    ports {
        edp_out: port@1 {
            reg = <1>;

        edp_out_panel: endpoint {
                 remote-endpoint = <&panel_in_edp>;
        };
    };
};
```

Note: 具体 Property 含义以及其他可选 Property 配置,参考内核相关文档和驱动。



3.1.1.3 eDP PHY

```
&edp_phy {
         status = "okay";
};
```

3.1.1.4 LOGO

```
&route_edp {
         status = "okay";
};
```

3.2配置方式 2

把 Timing 写在 panel-simple.c 中,直接以短字符串匹配,该方式为 upstream 推荐的使用方式。

3.2.1 Kernel

3.2.1.1 Panel

\$ vim drivers/gpu/drm/panel/panel-simple.c



\$ vim arch/arm64/boot/dts/rockchip/rk3368-sheep.dts



Note: 具体 Property 含义以及其他可选 Property 配置,参考内核相关文档和驱动。

3.2.1.2 eDP Host

\$ vim arch/arm64/boot/dts/rockchip/rk3368-sheep.dts

```
&edp {
    force-hpd;
    status = "okay";

    ports {
        edp_out: port@1 {
            reg = <1>;

        edp_out_panel: endpoint {
                 remote-endpoint = <&panel_in_edp>;
        };
    };
};
```

Note: 具体 Property 含义以及其他可选 Property 配置,参考内核相关文档和驱动。

3.2.1.3 eDP PHY

```
&edp_phy {
         status = "okay";
};
```



3.2.1.4 LOGO

```
&route_edp {
        status = "okay";
};
```

3.2.2 U-boot

\$ vim drivers/video/rockchip_panel.c

3.3配置方式3

不填写任何 Timing, 直接使用 EDID 来获取 Timing。



3.3.1 Kernel

3.3.1.1 Panel

\$ vim arch/arm64/boot/dts/rockchip/rk3368-sheep.dts

3.3.1.2 eDP Host

3.3.1.3 eDP PHY

```
&edp_phy {
         status = "okay";
};
```



3.3.1.4 LOGO

```
&route_edp {
         status = "okay";
};
```

```
delay prepare[120] unprepare[0] enable[0] disable[0]
read logo on state from dts [1]
EDID data does not include any extensions.
Using display timing from edid EDID version: 1.4
Product ID code: c118
Manufacturer: APP
Serial number: 00000000
Manufactured in week: 26 year: 2012
Video input definition: digital signal, voltage level 1, composite sync, serration v
Monitor is RGB
Maximum visible display size: 12 cm x 16 cm
Power management features: no active off, no suspend, no standby
Estabilished timings:
Standard timings:
         1536x2048
                         59 Hz (detailed)
Monitor ID: 079L1JY41
Monitor name: Color LCD
Detailed mode clock 200000 kHz, flags[a]
    H: 1536 1548 1564 1612
    V: 2048 2056 2060 2068
bus format: 100e
Link Training Clock Recovery success
Link Training success!
```

4 LVDS

Platform: RK33668H

Board: Sheep

Panel: SAMSUNG LSL070NL01

4.1 LVDS 节点配置

\$ vim arch/arm64/boot/dts/rockchip/rk3368-sheep.dts

1) 打开 uboot 显示,这边如果没有设置为 okay,到 android 起来后才可以看到显示。

```
&route_lvds {
          status = "okay";
};
```



2) LVDS 输出模式配置

```
&lvds {
                           status = "okay";
rockchip,data-mapping = "vesa";
rockchip,data-width = <24>;
rockchip,output = "lvds";
rockchip,panel = <&lvds_panel>;
```

3) 时序、电源等相关配置

4.2属性说明

Property	Value	Comment
rockchip,data-mapping	vesa or jeida	LVDS 信号的两种编码方式,具体对应关
		系参考 4.3 的 data mapping 说明。
rockchip,data-width	18 or 24 or 30	LVDS 的数据位, RGB 三个分量都是 6bit
		的填18,RGB三个分量都是8bit的填24,
		RGB 三个分量都是 10bit 的填 30。
rockchip,output	lvds or rgb	LVDS 输出的两种模式:
		lvds: LVDS 屏的配置;
		rgb: RGB 屏的配置。



compatible	simple-panel	与 panel 驱动进行匹配。
backlight	&backlight	引用 backlight 节点,panel 驱动会对背光
		进行控制。
enable-gpios	&gpio0 22 GPIO_ACTIVE_HIGH	屏的 Enable 脚 GPIO 配置,参考原理图。
delay,prepare	20	Enable 信号有效之后,延时 20ms。

4.3 Data mapping

1) 6 bit output mode

采用 4+1 的传输模式,即 4 组数据信号加一组时钟信号,最后一组数据信号传输无效数据。

		VESA_6BIT	JEIDA_6BIT
	TX0	R0	R2
	TX1	R1	R3
	TX2	R2	R4
Y	TX3	R3	R5
0	TX4	R4	R6
	TX6	R5	R7
	TX7	G0 	G2
	TX8	G1	G3
	TX9	G2	G4
Y	TX12	G3	G5
1	TX13	G4	G6
	TX14	G5	G7
	TX15	В0	B2
	TX18	B1 	B3
	TX19	B2	В4
	TX20	В3	B5
	TX21	B4	B6
Y	TX22	B5	В7
2	TX24	HSYNC	HSYNC
	TX25	VSYNC	VSYNC
	TX26	ENABLE	ENABLE
	TX27	GND	GND
	TX5	GND	GND
	TX10	GND	GND
Y	TX11	GND	GND
3	TX16	GND	GND
	TX17	GND	GND
	TX23	RSVD	RSVD



2) 8 bit output mode

采用 4+1 的传输模式,即 4 组数据信号加一组时钟信号。

		VESA_8BIT	JEIDA_8BIT
	TX0	R0	R2
	TX1	R1	R3
	TX2	R2	R4
Y	TX3	R3	R5
0	TX4	R4	R6
	TX6	R5	R7
	TX7	G0 	G2
	TX8	G1	G3
	TX9	G2	G4
Y	TX12	G3	G5
1	TX13	G4	G6
	TX14	G5	G7
	TX15	В0	B2
	TX18	B1	B3
	TX19	В2	В4
	TX20	В3	B5
	TX21	B4	B6
Y	TX22	B5	В7
2	TX24	HSYNC	HSYNC
	TX25	VSYNC	VSYNC
	TX26	ENABLE	ENABLE
	TX27	R6	R0
	TX5	R7	R1
	TX10	G6	G0
Y	TX11	G7	G1
3	TX16	В6	B0
	TX17	В7	B1
	TX23	RSVD	RSVD

3) 10 bit output mode

采用 5+1 的传输模式,即 5 组数据信号加一组时钟信号



		VESA_10BIT	JEIDA_10BIT
	TX0	R0	R4
	TX1	R1	R5
	TX2	R2	R6
Y	TX3	R3	R7
ō	TX4	R4	R8
	TX6	R5	R9
	TX7	G0	G4
	TX8	G1	G5
	TX9	G2	G6
Y	TX12	G3	G7
1	TX13	G4	G8
	TX14	G5	G9
	TX15	в0	B4
	TX18	B1	B5
	TX19	в2	в6
	TX20	в3	в7
	TX21	В4	B8
Y	TX22	в5	в9
2	TX24	HSYNC	HSYNC
	TX25	VSYNC	VSYNC
	TX26	ENABLE	ENABLE
	TX27	R6	R2
	TX5	R7	R3
37	TX10	G6	G2
Y 3	TX11	G7	G3
3	TX16	B6	B2
	TX17	B7	B3
	TX23	GND	GND
	TX27	R8	R0
	TX5	R9	R1
	TX10	G8	G0
Y	TX11	G9	G1
4	TX16	B8	в0
	TX17	В9	B1
	TX23	GND	GND