

Mini Project - Introduction and VGA Interface

Maryam Hemmati

Department of Electrical, Computer and Software Engineering
University of Auckland

email: m.hemmati@auckland.ac.nz

COMPSYS 305-Digital Systems Design


27 March 2024

- ① Mini Project Objective
- ② DE0-CV Board
- ③ VGA Interface
- ④ Graphics Display on VGA Screen
- ⑤ Text Display on VGA Screen

Mini Project Objective

The goal of the mini project is to design a simple game console.

- The game is Flappy Bird.
- The game is implemented on DE0-CV board.
- The game is controlled and played using
 - ▶ A PS/2 mouse
 - ▶ DIP switches on the DE0-CV board
 - ▶ Push-buttons on the DE0-CV board
- The game is displayed on a VGA screen.
 - ▶ with a resolution of **640x480** pixels



Mini Project Objective

Game Description

- The bird can move up or down
 - ▶ It is controlled by a PS/2 mouse.
 - ▶ If the bird is not flapping, it will free-fall towards the ground.
 - ▶ The bird must not touch anything when flying, otherwise, it will lose life points.
- The game may consist of different types of obstacles and gifts
 - ▶ pipes
 - ▶ dollars, medicine boxes, special flying abilities
- The screen must be kept in motion from the right-hand side to the left-hand side.
 - ▶ The speed increases with the game level
- The level of difficulty can be controlled by other criteria
 - ▶ The types of obstacles

Mini Project Objective

Game Modes

- **Training Mode**

- ▶ Allows the player to practice at the lowest game level.
- ▶ Will continue for a specific time.


- **Single-player Game Mode**

- ▶ The game will proceed to more advanced levels following certain criteria.
- ▶ The time, distance, or the number of obstacles passed could be used as such criteria.

The game mode can be determined by using a DIP switch on the console or through a selection on the welcome screen.

DE0-CV Board


The hardware platform that you will use for implementing the game console is Terasic DE0-CV board.



DE0-CV Board

DE0-CV board includes Altera **Cyclone V 5CEBA4F23C7N** FPGA device

- All the connections are made through the Cyclone V FPGA device.
 - ▶ Gives the flexibility to the user to configure the FPGA to implement any system design.
- The DE0-CV board includes **50 MHz** clock signal.




DE0-CV Board - Switches

- There are 10 slide switches (sliders) on the DE0-CV board.
- These switches are used as level-sensitive data inputs to a circuit.
 - ▶ When a switch is in the **DOWN** position it provides a **low logic level**.
 - ▶ When the switch is in the **UP** position it provides a **high logic level**.
- The FPGA pins connected to these switches (and any other I/O) should be defined in the project through pin assignment.




DE0-CV Board - Push-buttons

- The DE0-CV board provides four user-defined push-buttons and one FPGA reset button.
- KEY0, KEY1, KEY2, KEY3, and RESET_N are directly connected to the Cyclone V FPGA as an input.
 - Each button provides a **high** logic level when it is **not pressed**.
 - The button provides a **low** logic level when it is **pressed**.



DE0-CV Board - Push-buttons

- KEY0, KEY1, KEY2, KEY3, and RESET_N are debounced using a Schmitt Trigger circuit.




DE0-CV Board - LEDs

- There are 10 user-controllable LEDs on the DE0-CV board.
- Each LED is driven directly by a pin on the Cyclone V FPGA.
 - Driving associated pin to a **high** logic level turns the LED **on**.
 - Driving the pin **low** turns it **off**.



DE0-CV Board - Seven Segments

- The DE0-CV board has six 7-segment displays.
- They are connected to pins on the Cyclone V FPGA.
 - Applying a **low** logic level to a segment causes it to **light up**.
 - Applying a **high** logic level turns it **off**.
- Each segment in a display is identified by an index from 0 to 6.



DE0-CV Board - FPGA Configuration


There are two different modes for configuring the **Cyclone V FPGA** on DE0-CV board.

- **JTAG programming**
 - ▶ The configuration bit stream is downloaded **directly** into the **Cyclone V FPGA**.
 - ▶ The FPGA will retain this configuration as long as power is applied to the board.
 - ▶ The configuration is lost when the power is turned off.
- **Active Serial programming**
 - ▶ The configuration bit stream is downloaded into the Altera **EPCS64 serial EEPROM chip**.
 - ▶ It provides non-volatile storage of the bit stream.
 - ▶ When the board is turned on, the configuration data in the EPCS64 device is automatically loaded into the Cyclone V FPGA.

Configuration bit stream is downloaded into the board through the USB Blaster.

VGA Interface

- **VGA (Video Graphics Array)** is a popular display standard developed by IBM and introduced in 1987.
- The resolution of the VGA screen can vary but a standard default size is **640x480 pixels**.
- The screen refreshes the display from left to right, top to bottom.



VGA Interface

Image on VGA screen is displayed by turning the pixels ON and OFF.

- Video signal must redraw the entire screen 60 times per sec (**60Hz**) to avoid flickers.
 - ▶ Human eyes detect flickers at refresh rate less than 30Hz.
- We will use the common VGA display standard at **25MHz** pixel rate with **640x480** resolution.
 - ▶ Each pixel takes 40ns at 25MHz pixel rate.


VGA Interface

VGA video standard contains 5 active signals:

- **Horizontal** and **vertical synchronisation** signals.
- Three analog signals for **red**, **green** and **blue (RGB)** colours formation.
 - ▶ By changing the analog voltage levels of the RGB signals, different colours can be produced.
 - ▶ Depending on the number of bits supported by the development board, different amount of colours can be represented.

VGA Interface - Horizontal Synchronisation

- **Horizontal sync** signifies the end of one row of data (i.e. 640 pixels) and the start of the next.
 - ▶ The data (RGB) inputs on the monitor must be off for a time period called the **back porch** (b) after the hsync pulse occurs.
 - ▶ During the data **display interval** (c) the **RGB** data drives each pixel in turn across the row being displayed.
 - ★ When data display interval is finished, the beam returns from the right most position to left most. During the return process, no pixel data is displayed.
 - ▶ **Front porch** (d) is a time period where the RGB signals must again be off before the next hsync pulse can occur.



VGA Interface - Horizontal Synchronisation

- **Horizontal sync** (a) corresponds to 96 pixels.
- **Back porch** (b) corresponds to 48 pixels.
- **Display interval** (c) corresponds to 640 pixels.
- **Front porch** (d) corresponds to 16 pixels.

VGA Horizontal Timing Specification

VGA mode		Horizontal Timing Spec				
Configuration	Resolution(HxV)	a(pixel clock cycle)	b(pixel clock cycle)	c(pixel clock cycle)	d(pixel clock cycle)	Pixel clock(MHz)
VGA(60Hz)	640x480	96	48	640	16	25

VGA Interface - Vertical Synchronisation


Vertical sync pulse signifies the end of one frame and the start of the next, and the data refers to the set of rows in the frame.

- **Vertical sync** (a) corresponds to 2 lines.
- **Back porch** (b) corresponds to 33 lines.
- **Display interval** (c) corresponds to 480 lines.
- **Front porch** (d) corresponds to 10 lines.

VGA Vertical Timing Specification

VGA mode		Vertical Timing Spec				
Configuration	Resolution(HxV)	a(lines)	b(lines)	c(lines)	d(lines)	Pixel clock(MHz)
VGA(60Hz)	640x480	2	33	480	10	25

VGA Interface - DE0-CV Board



VGA Interface - VGA_Sync Component

We need a component to drive the control signals to the display and provide pixel values at the right rate.

- In order to generate the VGA signal at 25 MHz, the clock signal provided by DE0-CV (50MHz) needs to be halved.
- 25 MHz clock signal can be used by counters to generate the horizontal and vertical sync signals.
- The counters also represent row and column address of a pixel, which can be used by other components to retrieve pixel information.

VGA Interface - VGA_Sync Component

```

6
7 ENTITY VGA_SYNC IS
8   PORT(
9       clock_25Mhz: IN STD_LOGIC;
10      red_out, green_out, blue_out, horiz_sync_out, vert_sync_out: OUT STD_LOGIC;
11      pixel_row, pixel_column: OUT STD_LOGIC_VECTOR(9 DOWNTO 0));
12 END VGA_SYNC;
13
14 ARCHITECTURE a OF VGA_SYNC IS
15   SIGNAL horiz_sync: STD_LOGIC;
16   SIGNAL video_on, video_on_v, video_on_h: STD_LOGIC;
17   SIGNAL h_count, v_count: STD_LOGIC_VECTOR(9 DOWNTO 0);
18
19 BEGIN
20   -- video_on is high only when RGB data is displayed
21   video_on <= video_on_h AND video_on_v;
22
23
24
25 PROCESS
26 BEGIN
27   WAIT UNTIL (clock_25Mhz'EVENT) AND (clock_25Mhz='1');
28
29   --Generate Horizontal and Vertical Timing Signals for Video Signal
30   -- H_count counts pixels (640 + extra time for sync signals)
31   --
32   -- Horiz_sync -----
33   -- H_count      0          640          659          755          799
34   --
35   IF (h_count = '799') THEN
36     h_count <= "0000000000";
37   ELSE
38     h_count <= h_count + 1;
39   END IF;
40
41   --Generate Horizontal Sync Signal using H_count
42   IF (h_count <= 755) AND (h_count >= 659) THEN
43     horiz_sync <= '0';
44   ELSE
45     horiz_sync <= '1';
46   END IF;

```

VGA Interface - VGA_Sync Component


```

48 --V_count counts rows of pixels (480 + extra time for sync signals)
49 --
50 -- Vert_sync -----
51 -- V_count      0          480          493-494          524
52 --
53 IF (v_count >= 524) AND (h_count >= 659) THEN
54   v_count <= "0000000000";
55 ELSEIF (h_count = 659) THEN
56   v_count <= v_count + 1;
57 END IF;
58
59 -- Generate Vertical Sync Signal using V_count
60 IF (v_count <= 494) AND (v_count >= 493) THEN
61   vert_sync <= '0';
62 ELSE
63   vert_sync <= '1';
64 END IF;
65
66 -- Generate Video on Screen Signals for Pixel Data
67 IF (h_count <= 639) THEN
68   video_on_h <= '1';
69   pixel_column <= h_count;
70 ELSE
71   video_on_h <= '0';
72 END IF;
73
74 IF (v_count <= 479) THEN
75   video_on_v <= '1';
76   pixel_row <= v_count;
77 ELSE
78   video_on_v <= '0';
79 END IF;
80
81 -- Put all video signals through DFFs to eliminate any delays that cause a blurry image
82 red_out <= red AND video_on;
83 green_out <= green AND video_on;
84 blue_out <= blue AND video_on;
85 horiz_sync_out <= horiz_sync;
86 vert_sync_out <= vert_sync;
87
88 END PROCESS;
89 END a;
90

```

VGA Interface - Example

Try this simple example and see how you can change the background colour on your VGA screen by using three switches on the DE0-CV board:



Graphics Display on VGA Screen

- Red, Green, and Blue values for all the pixels on the screen should be generated.
- Each pixel is identified by its row and column values.
- These values are generated by VGA_Sync component.
- Horizontal and vertical sync signals are generated by VGA_Sync component.
 - ▶ 25MHz clock signal is required.

That means we can draw any object on the screen if we know the RGB values and pixel information of the object.

Draw a 4x4 blue square on the top right of the screen

For pixels within the **0<= row <=3** and **636<= column <=639**, the **Blue** signal should be driven to **'1'**.

Graphics Display - Ball Example

- (x,y) position of the square are set to some constant values.
- Background colour and ball colour are defined as white and red respectively.


```

1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.all;
3  USE IEEE.STD_LOGIC_ARITH.all;
4  USE IEEE.STD_LOGIC_UNSIGNED.all;
5
6  ENTITY ball IS
7
8  PORT
9      (SIGNAL clk          : IN std_logic;
10       SIGNAL pixel_row, pixel_column : IN std_logic_vector($ DOWNTO 0);
11       SIGNAL red, green, blue       : OUT std_logic);
12  END ball;
13
14  architecture behavior of ball is
15
16      SIGNAL ball_on      : std_logic;
17      SIGNAL size         : std_logic_vector($ DOWNTO 0);
18      SIGNAL ball_y_pos, ball_x_pos : std_logic_vector($ DOWNTO 0);
19
20  BEGIN
21
22      size <= CONV_STD_LOGIC_VECTOR($,10);
23      -- ball_x_pos and ball_y_pos show the (x,y) for the centre of ball
24      ball_x_pos <= CONV_STD_LOGIC_VECTOR($50,10);
25      ball_y_pos <= CONV_STD_LOGIC_VECTOR($50,10);
26
27
28      ball_on <= '1' when ( ('0' & ball_x_pos <= pixel_column + size) and ('0' & pixel_column <= ball_x_pos + size)
29                          and ('0' & ball_y_pos <= pixel_row + size) and ('0' & pixel_row <= ball_y_pos + size) ) else
30                          '0';
31
32      -- Colours for pixel data on video signal
33      -- Keeping background white and square in red
34      Red <= '1';
35      -- Turn off Green and Blue when displaying square
36      Green <= not ball_on;
37      Blue <= not ball_on;
38
39  END behavior;
40

```

Graphics Display - Ball Example

Try this example to see the red square on white background. You may change the colour and position of the square in ball component.



Graphics Display - Bouncy Ball Example

The motion feature is added to our simple object to make it bounce off the edges.

- The new position of the ball should be updated once for each frame.
 - ▶ One update per each vertical sync.
- Ball position is calculated by adding its current Y position and its vertical motion.
- Screen boundaries are checked; ball speed is changed once it reaches the boundaries at row 0 and 479.
- Two pushbuttons are used to change the background and ball colour.

Graphics Display - Bouncy Ball Example


```

7 ENTITY bouncy_ball IS
8   PORT
9     (SIGNAL pb1, pb2, clk, vert_sync : IN std_logic;
10      SIGNAL pixel_row, pixel_column : IN std_logic_vector(9 DOWNTO 0);
11      SIGNAL red, green, blue : OUT std_logic);
12 END bouncy_ball;
13
14 architecture behavior of bouncy_ball is
15   SIGNAL ball_on : std_logic;
16   SIGNAL size : std_logic_vector(9 DOWNTO 0);
17   SIGNAL ball_y_pos : std_logic_vector(9 DOWNTO 0);
18   SIGNAL ball_x_pos : std_logic_vector(10 DOWNTO 0);
19   SIGNAL ball_y_motion : std_logic_vector(9 DOWNTO 0);
20
21 BEGIN
22   size <= CONV_STD_LOGIC_VECTOR(8,10);
23   -- ball_x_pos and ball_y_pos show the (x,y) for the centre of ball
24   ball_x_pos <= CONV_STD_LOGIC_VECTOR(590,11);
25
26   ball_on <= '1' when ('0' & ball_x_pos <= '0' & pixel_column + size) and ('0' & pixel_column <= '0' & ball_x_pos + size)
27   and ('0' & ball_y_pos <= pixel_row + size) and ('0' & pixel_row <= ball_y_pos + size) else
28   '0';
29   -- Colours for pixel data on video signal
30   -- Changing the background and ball colour by pushbuttons
31   Red <= pb1;
32   Green <= (not pb2) and (not ball_on);
33   Blue <= not ball_on;
34
35   Move_Ball: process (vert_sync)
36   begin
37     -- Move ball once every vertical sync
38     if (rising_edge(vert_sync)) then
39       if ((('0' & ball_y_pos = CONV_STD_LOGIC_VECTOR(479,10) - size) then
40         ball_y_motion <= - CONV_STD_LOGIC_VECTOR(2,10);
41       else if (ball_y_pos <= size) then
42         ball_y_motion <= CONV_STD_LOGIC_VECTOR(2,10);
43       end if;
44       -- Compute next ball Y position
45       ball_y_pos <= ball_y_pos + ball_y_motion;
46     end if;
47   end process Move_Ball;
48 END behavior;

```

Graphics Display - Bouncy Ball Example

Try this example and see how you can change the colour of background and bouncy ball by using **KEY 0** and **KEY 1** on DE0-CV board:



Graphics Display - Bouncy Ball Example

- When **no button** is pressed:
 - Pixels showing the ball has R='1', G='0', B='0': **Red ball**
 - Background pixels has R='1', G='0', B='1': **Magenta background**
- When only **pushbutton 1** is pressed:
 - Pixels showing the ball has R='0', G='0', B='0': **Black ball**
 - Background pixels has R='0', G='0', B='1': **Blue background**
- When only **pushbutton 2** is pressed:
 - Pixels showing the ball has R='1', G='0', B='0': **Red ball**
 - Background pixels has R='1', G='1', B='1': **White background**
- When both **pushbutton 1 and 2** are pressed:
 - Pixels showing the ball has R='0', G='0', B='0': **Black ball**
 - Background pixels has R='0', G='1', B='1': **Cyan background**

Text Display

If we want to put a text on the screen, we need to know the pattern of characters.

- Based on the character pattern, pixel row, and column information, we decide on RGB values to be sent to the VGA_Sync component.
- The following lines of code can put **H** on the screen:

```

if (((8<row<18) and (col = 8)) or ((8<row<18) and (col = 13))
    or ((row=13) and (8<col<13))) then
    red <= '1';
else
    red <= '0';
end if;

```

We can store the display pattern of characters in a memory and access the memory for writing text on the screen.

Text Display

A group of characters are stored in a memory block in the FPGA.

- This memory is instantiated in the *char_rom.vhd*
- The memory should be initialized with the information of character patterns.
 - ▶ A *.mif file is used to initialize the memory.
 - ▶ TCGROM.mif is the memory initialization file that contains the patterns of 64 characters.
 - ▶ Each character in a .mif file is described through 8 lines of memory address and is translated to a block of 8x8 pixels.

Address	Font Data
000001000 :	00011000 ;
000001001 :	00111100 ;
000001010 :	01100110 ;
000001011 :	01111110 ;
000001100 :	01100110 ;
000001101 :	01100110 ;
000001110 :	01100110 ;
000001111 :	00000000 ;

0	0	0	1	1	0	0	0
0	0	1	1	1	1	0	0
0	1	1	0	0	1	1	0
0	1	1	1	1	1	1	0
0	1	1	0	0	1	1	0
0	1	1	0	0	1	1	0
0	1	1	0	0	1	1	0
0	0	0	0	0	0	0	0

Text Display

We only need to provide ***rom_address*** and extract one bit of ***rom_data*** as an output for each pixel.

```

49 BEGIN
50
51     altsyncram_component : altsyncram
52     GENERIC MAP (
53         address_aclr_a => "NONE",
54         clock_enable_input_a => "BYPASS",
55         clock_enable_output_a => "BYPASS",
56         init_file => "togrom.mif",
57         intended_device_family => "Cyclone III",
58         lpm_hint => "ENABLE_RUNTIME_MOD=NO",
59         lpm_type => "altsyncram",
60         numwords_a => $12,
61         operation_mode => "ROM",
62         outdata_aclr_a => "NONE",
63         outdata_reg_a => "UNREGISTERED",
64         widthad_a => 9,
65         width_a => 8,
66         width_byteena_a => 1
67     )
68     PORT MAP (
69         clock0 => clock,
70         address_a => rom_address,
71         q_a => rom_data
72     );
73
74     rom_address <= character_address & font_row;
75     rom_mux_output <= rom_data (CONV_INTEGER(NOT font_col(2 DOWNTO 0)));
76
77 END SYN;

```

Text Display

char_rom.vhd gets an instance of **altsyncram** component which is a memory IP core.

```

9 ENTITY char_rom IS
10     PORT
11     (
12         character_address : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
13         font_row, font_col : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
14         clock              : IN STD_LOGIC;
15         rom_max_output     : OUT STD_LOGIC;
16     );
17 END char_rom;
18
19
20 ARCHITECTURE SYN OF char_rom IS
21
22     SIGNAL rom_data : STD_LOGIC_VECTOR (7 DOWNTO 0);
23     SIGNAL rom_address : STD_LOGIC_VECTOR (8 DOWNTO 0);
24
25 COMPONENT altsyncram
26     GENERIC (
27         address_aclr_a : STRING;
28         clock_enable_input_a : STRING;
29         clock_enable_output_a : STRING;
30         init_file : STRING;
31         intended_device_family : STRING;
32         lpm_hint : STRING;
33         lpm_type : STRING;
34         numwords_a : NATURAL;
35         operation_mode : STRING;
36         outdata_aclr_a : STRING;
37         outdata_reg_a : STRING;
38         widthad_a : NATURAL;
39         width_a : NATURAL;
40         width_byteena_a : NATURAL;
41     );
42     PORT (
43         clock0 : IN STD_LOGIC;
44         address_a : IN STD_LOGIC_VECTOR (8 DOWNTO 0);
45         q_a : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
46     );
47 END COMPONENT;

```

Text Display


The following table shows the contents of the CharROM which is initialized through TCGROM.mif file.

- Memory depth is **512**.
- Memory width is **8**. The content of memory for each address is an 8-bit value.
- Notice that the address is in **Oct** format.

CHAR	ADDRESS	CHAR	ADDRESS	CHAR	ADDRESS	CHAR	ADDRESS
@	00	P	20	Space	40	0	60
A	01	Q	21	!	41	1	61
B	02	R	22	"	42	2	62
C	03	S	23	#	43	3	63
D	04	T	24	\$	44	4	64
E	05	U	25	%	45	5	65
F	06	V	26	&	46	6	66
G	07	W	27	'	47	7	67
H	10	X	30	(50	8	70
I	11	Y	31)	51	9	71
J	12	Z	32	*	52	A	72
K	13	[33	+	53	B	73
L	14	Dn Arrow	34	,	54	C	74
M	15]	35	-	55	D	75
N	16	Up Arrow	36	.	56	E	76
O	17	Lft Arrow	37	/	57	F	77

Text Display

- The way we use part of pixel-row and pixel-column value as the address to the CharROM defines the size of the text.
 - If we use 3 lower bits of the pixel-row address, we will get the text in its original size of 8x8.
- To make characters larger, each dot in the font should map to several pixels.
 - To double the size, each dot should map to a 2x2 pixel block.
 - pixel-row[3 downto 1] and pixel-column[3 downto 1] are used as the font row and font column.




	Pixel Row (10-bit)	Character Address - Font Row
0	000000	000
0	000000	001
0	000000	010
0	000000	011
0	000000	100
0	000000	101
0	000000	110
0	000000	111
0	000001	000
0	000001	001
0	000001	010
0	000001	011
0	000001	100
0	000001	101
0	000001	110
0	000001	111
0	000010	000
0	000010	001
0	000010	010
0	000010	011
0	000010	100
0	000010	101
0	000010	110
0	000010	111

Summary

- We discussed the mini project and its objective.
- We talked about DE0-CV board and its interfaces.
- We looked at VGA interface and discussed how to show graphics and text on the VGA screen through several examples.

Text Display Example

Try this example and see how you can fill the screen with rows of different characters:



Acknowledgment

- Some figures/notes are taken from or inspired by the
 - CS305 Lecture notes by Muhammad Nadeem, 2019