Mini Project - Introduction and VGA Interface

Maryam Hemmati

Department of Electrical, Computer and Software Engineering University of Auckland

email: m.hemmati@auckland.ac.nz

COMPSYS 305-Digital Systems Design

27 March 2024

27 March 2024

DE0-CV Board

Mini Project Objective

VGA Interface

Content

Graphics Display on VGA Screen

Text Display on VGA Screen


Maryam Hemmati (ECSE)

27 March 2024

Mini Project Objective

The goal of the mini project is to design a simple game console.

- The game is Flappy Bird.
- The game is implemented on DE0-CV board.
- The game is controlled and played using
 - ► A PS/2 mouse
 - ▶ DIP switches on the DE0-CV board
 - Push-buttons on the DE0-CV board
- The game is displayed on a VGA screen.
 - ▶ with a resolution of **640x480** pixels



Mini Project Objective

Game Description

- The bird can move up or down
 - ▶ It is controlled by a PS/2 mouse.
 - ▶ If the bird is not flapping, it will free-fall towards the ground.
 - ▶ The bird must not touch anything when flying, otherwise, it will lose life points.
- The game may consist of different types of obstacles and gifts

 - ▶ dollars, medicine boxes, special flying abilities
- The screen must be kept in motion from the right-hand side to the left-hand side.
 - ▶ The speed increases with the game level
- The level of difficulty can be controlled by other criteria
 - ► The types of obstacles

Maryam Hemmati (ECSE)

27 March 2024

Maryam Hemmati (ECSE)

Mini Project - Introduction and VGA Interfa

27 March 2024

Mini Project Objective

Game Modes


- Training Mode
 - ▶ Allows the player to practice at the lowest game level.
 - Will continue for a specific time.
- Single-player Game Mode
 - ▶ The game will proceed to more advanced levels following certain criteria.
 - ▶ The time, distance, or the number of obstacles passed could be used as such criteria.

The game mode can be determined by using a DIP switch on the console or through a selection on the welcome screen.

27 March 2024

DE0-CV Board

The hardware platform that you will use for implementing the game console is Terasic DE0-CV board.




27 March 2024

DF0-CV Board


DE0-CV board includes Altera Cyclone V 5CEBA4F23C7N FPGA device

- All the connections are made through the Cyclone V FPGA device.
 - ▶ Gives the flexibility to the user to configure the FPGA to implement any system design.
- The DE0-CV board includes 50 MHz clock signal.



DF0-CV Board - Switches

- There are 10 slide switches (sliders) on the DE0-CV board.
- These switches are used as level-sensitive data inputs to a circuit.
 - ▶ When a switch is in the **DOWN** position it provides a **low logic level**. ▶ When the switch is in the **UP** position it provides a **high logic level**.
- The FPGA pins connected to these switches (and any other I/O) should be defined in the project through pin assignment.




27 March 2024

7 / 40

DE0-CV Board - Push-buttons

- The DE0-CV board provides four user-defined push-buttons and one FPGA reset button.
- KEY0, KEY1, KEY2, KEY3, and RESET_N are directly connected to the Cyclone V FPGA as an input.
 - ▶ Each button provides a **high** logic level when it is **not pressed**.
 - ▶ The button provides a **low** logic level when it is **pressed**.



27 March 2024


DE0-CV Board - LEDs

- There are 10 user-controllable LEDs on the DE0-CV board
- Each LED is driven directly by a pin on the Cyclone V FPGA.
 - ▶ Driving associated pin to a **high** logic level turns the LED **on**.
 - Driving the pin low turns it off.



DE0-CV Board - Push-buttons


• KEY0, KEY1, KEY2, KEY3, and RESET_N are debounced using a Schmitt Trigger circuit.



27 March 2024

DE0-CV Board - Seven Segments

- The DE0-CV board has six 7-segment displays.
- They are connected to pins on the Cyclone V FPGA.
 - ▶ Applying a **low** logic level to a segment causes it to **light up**.
 - Applying a high logic level turns it off.
- Each segment in a display is identified by an index from 0 to 6.



Maryam Hemmati (ECSE) Mini Project - Introduction and VGA Interf Maryam Hemmati (ECSE)

Mini Project - Introduction and VGA Interfa

27 March 2024

DE0-CV Board - FPGA Configuration

There are two different modes for configuring the **Cyclone V FPGA** on DE0-CV board.

JTAG programming

- The configuration bit stream is downloaded directly into the Cyclone V FPGA.
- The FPGA will retain this configuration as long as power is applied to the board.
- ▶ The configuration is lost when the power is turned off.

Active Serial programming

- ► The configuration bit stream is downloaded into the Altera EPCS64 serial EEPROM chip.
- ▶ It provides non-volatile storage of the bit stream.
- ▶ When the board is turned on, the configuration data in the EPCS64 device is automatically loaded into the Cyclone V FPGA.

Configuration bit stream is downloaded into the board through the USB Blaster.

Maryam Hemmati (ECSE) Mini Project - Introduction and VGA Interfa 27 March 2024 13 / 4


VGA Interface

Image on VGA screen is displayed by turning the pixels ON and OFF.

- Video signal must redraw the entire screen 60 times per sec (60Hz) to avoid flickers.
 - ▶ Human eyes detect flickers at refresh rate less than 30Hz.
- We will use the common VGA display standard at 25MHz pixel rate with 640x480 resolution.
 - ► Each pixel takes 40ns at 25MHz pixel rate.

VGA Interface

- VGA (Video Graphics Array) is a popular display standard developed by IBM and introduced in 1987.
- The resolution of the VGA screen can vary but a standard default size is **640x480 pixels**.
- The screen refreshes the display from left to right, top to bottom.



VGA Interface


VGA video standard contains 5 active signals:

- Horizontal and vertical synchronisation signals.
- Three analog signals for **red**, **green** and **blue** (**RGB**) colours formation.
 - ▶ By changing the analog voltage levels of the RGB signals, different colours can be produced.
 - ▶ Depending on the number of bits supported by the development board, different amount of colours can be represented.

Maryam Hemmati (ECSE) Mini Project - Introduction and VGA Interfa 27 March 2024 15 / 40 Maryam Hemmati (ECSE) Mini Project - Introduction and VGA Interfa 27 March 2024 16 / 40

VGA Interface - Horizontal Synchronisation

- Horizontal sync signifies the end of one row of data (i.e. 640 pixels) and the start of the next.
 - ► The data (RGB) inputs on the monitor must be off for a time period called the **back porch** (b) after the hsync pulse occurs.
 - ► During the data **display interval** (c) the **RGB** data drives each pixel in turn across the row being displayed.
 - * When data display interval is finished, the beam returns from the right most position to left most. During the return process, no pixel data is displayed.
 - ▶ Front porch (d) is a time period where the RGB signals must again be off before the next hsync pulse can occur.



VGA Interface - Vertical Synchronisation

Vertical sync pulse signifies the end of one frame and the start of the next, and the data refers to the set of rows in the frame.

- Vertical sync (a) corresponds to 2 lines.
- Back porch (b) corresponds to 33 lines.
- Display interval (c) corresponds to 480 lines.
- Front porch (d) corresponds to 10 lines.

VGA Vertical Timing Specification							
VGA mode		Vertical Timing Spec					
Configuration	Configuration Resolution(HxV)		b(lines)	c(lines)	d(lines)	Pixel clock(MHz)	
VGA(60Hz)	640x480	2	33	480	10	25	

VGA Interface - Horizontal Synchronisation


- Horizontal sync (a) corresponds to 96 pixels.
- Back porch (b) corresponds to 48 pixels.
- Display interval (c) corresponds to 640 pixels.
- Front porch (d) corresponds to 16 pixels.

VGA Horizontal	Timing Specification	

VGA mode		Horizontal Timing Spec					
Configuration	Resolution(HxV)	a(pixel clock cycle)	b(pixel clock cycle)	c(pixel clock cycle)	d(pixel clock cycle)	Pixel clock(MHz)	
VGA(60Hz)	640x480	96	48	640	16	25	

Maryam Hemmati (ECSE) Mini Project - Introduction and VGA Interfe 27 March 2024 18 / 40

VGA Interface - DE0-CV Board



Maryam Hemmati (ECSE) Mini Project - Introduction and VGA Interfe 27 March 2024 19 / 40 Maryam Hemmati (ECSE) Mini Project - Introduction and VGA Interfe 27 March 2024 20 / 40

VGA Interface - VGA_Sync Component

We need a component to drive the control signals to the display and provide pixel values at the right rate.

- In order to generate the VGA signal at 25 MHz, the clock signal provided by DE0-CV (50MHz) needs to be halved.
- 25 MHz clock signal can be used by counters to generate the horizontal and vertical sync signals.
- The counters also represent row and column address of a pixel, which can be used by other components to retrieve pixel information.

Maryam Hemmati (ECSE)

lini Project - Introduction and VGA Interfa

27 March 2024

21 / 40

VGA Interface - VGA_Sync Component

```
48 --V_count counts rows of pixels (480 + extra time for sync signals)
      -- V_count
        IF (v_count >= 524) AND (h_count >= 699) THEN
        v_count <= "00000000000"
ELSIF (h_count = 699) THEN
        - Generate Vertical Sync Signal using V count
        IF (v_count <= 494) AND (v_count >= 493) THEN vert_sync <= '0';
        ELSE
              vert_sync <= '1';</pre>
       -- Generate Video on Screen Signals for Pixel Data
         IF (h_count <= 639) THEN
    video_on_h <= '1';</pre>
         pixel_column <= h_count;</pre>
              video_on_h <= '0';</pre>
         IF (v count <= 479) THEN
              pixel row <= v count;
               video_on_v <= '0';</pre>
        - Put all video signals through DFFs to elminate any delays that cause a blurry image
               red out <= red AND video on:
               green_out <= green AND video_on;
               blue out <- blue AND video on
               horiz_sync_out <= horiz_sync;
              vert_sync_out <= vert_sync;</pre>
```

VGA Interface - VGA_Sync Component

```
ENTITY VGA SYNC IS
         PORT( clock_25Mhz, red, green, blue
                                                   : IN STD_LOGIC;
                 13 ⊟ARCHITECTURE a OF VGA SYNC IS
          SIGNAL horiz_sync, vert_sync : STD_LOGIC;
         SIGNAL video on, video on v, video on h : STD LOGIC;
SIGNAL h count, v count :STD LOGIC VECTOR(9 DOWNTO 0);
      -- video_on is high only when RGB data is displayed
      video_on <= video_on_H AND video_on_V;
    PROCESS
26
27
28
     BEGIN
         WAIT UNTIL (clock_25Mhz'EVENT) AND (clock_25Mhz='1');
     --Generate Horizontal and Vertical Timing Signals for Video Signal
      -- H count counts pixels (640 + extra time for sync signals)
33
34
35
                                                                 755 799
             h_count <= "00000000000";
         ELSE
             h_count <= h_count + 1;
40
41
      --Generate Horizontal Sync Signal using H count
         IF (h_count <= 755) AND (h_count >= 659) THEN
43
44
45
             horiz_sync <= '0';
         ELSE
             horiz_sync <= 'l';
```

VGA Interface - Example

Maryam Hemmati (ECSE)


Try this simple example and see how you can change the background colour on your VGA screen by using three switches on the DE0-CV board:

27 March 2024

27 March 2024

24 / 40

22 / 40



Mini Project - Introduction and VGA Interfa

Maryam Hemmati (ECSE) Mini Project - Introduction and VGA Interfe 27 March 2024 23 / 40

Graphics Display on VGA Screen

- Red, Green, and Blue values for all the pixels on the screen should be generated.
- Each pixel is identified by its row and column values.
- These values are generated by VGA_Sync component.
- Horizontal and vertical sync signals are generated by VGA_Sync component.
 - ▶ 25MHz clock signal is required.

That means we can draw any object on the screen if we know the RGB values and pixel information of the object.

Draw a 4x4 blue square on the top right of the screen

For pixels within the $0 \le row \le 3$ and $636 \le column \le 639$, the Blue signal should be driven to '1'.

Maryam Hemmati (ECSE


Mini Project - Introduction and VGA Interf

27 March 20:

25 / 40

Graphics Display - Ball Example

Try this example to see the red square on white background. You may change the colour and position of the square in ball component.



Graphics Display - Ball Example

- (x,y) position of the square are set to some constant values.
- Background colour and ball colour are defined as white and red respectively.

```
| LINBARY ITEE; | CONTINUED CONTINUE
```

27 March 2024

26 / 40

Graphics Display - Bouncy Ball Example

The motion feature is added to our simple object to make it bounce off the edges.

- The new position of the ball should be updated once for each frame.
 - ▶ One update per each vertical sync.
- Ball position is calculated by adding its current Y position and its vertical motion.
- Screen boundaries are checked; ball speed is changed once it reaches the boundaries at row 0 and 479.
- Two pushbuttons are used to change the background and ball colour.

Maryam Hemmati (ECSE) Mini Project - Introduction and VGA Interfa 27 March 2024 27/40 Maryam Hemmati (ECSE) Mini Project - Introduction and VGA Interfa 27 March 2024 28/40

Graphics Display - Bouncy Ball Example

```
ENTITY bouncy_ball IS
              (SIGNAL pb1, pb2, clk, vert sync : IN std logic;
             SIGNAL pixel_row, pixel_column
SIGNAL red, green, blue
                                                                   : IN std logic vector(9 DOWNTO 0);
: OUT std logic);
  SIGNAL ball_on
  STGNAL hall w nos
  SiGNAL ball x pos
SIGNAL ball y motion
 size <= CONV STD LOGIC VECTOR(8,10);
 -- ball x pos and ball y pos show the (x,y) for the centre of ball ball x pos <= CONV_STD_LOGIC_VECTOR(590,11);
 | ball on <- 'l' when ( ('0' & ball x pos <- '0' & pixel column + size) and ('0' & pixel column <- '0' & ball x pos + size) | and ('0' & ball y pos <= pixel row + size) and ('0' & pixel row <= ball y pos + size) ) | else
E-- Colours for pixel data on video signal
-- Changing the background and ball colour by pushbuttons
Red ← pbl;
Green ← (not pb2) and (not ball_on);
Blue ← not ball_on;
Move Ball: process (vert sync)
         ball_y_motion <= - CONV_STD_LOGIC_VECTOR(2,10);
elsif (ball_y_pos <= size) then
ball_y_motion <= CONV_STD_LOGIC_VECTOR(2,10);</pre>
             ball y_motion <= conv_sib_bosic_vector
end if;
-- Compute next ball Y position
ball y_pos <= ball_y_pos + ball_y_motion;
  end process Move Ball;
END behavior:
```

Maryam Hemmati (ECSE)

Mini Project - Introduction and VGA Interfa

27 March 2024


29 / 40

Graphics Display - Bouncy Ball Example

- When **no button** is pressed:
 - ▶ Pixels showing the ball has R='1', G='0', B='0': Red ball
 - ▶ Background pixels has R='1', G='0', B='1': Magenta background
- When only **pushbutton 1** is pressed:
 - ▶ Pixels showing the ball has R='0', G='0', B='0': **Black ball**
 - ▶ Background pixels has R='0', G='0', B='1': Blue background
- When only **pushbutton 2** is pressed:
 - ▶ Pixels showing the ball has R='1', G='0', B='0': Red ball
 - ▶ Background pixels has R='1', G='1', B='1': White background
- When both **pushbutton 1 and 2** are pressed:
 - ▶ Pixels showing the ball has R='0', G='0', B='0': **Black ball**
 - ▶ Background pixels has R='0', G='1', B='1': Cyan background

Graphics Display - Bouncy Ball Example

Try this example and see how you can change the colour of background and bouncy ball by using KEY 0 and KEY 1 on DE0-CV board:



Maryam Hemmati (ECSE

lini Proiect - Introduction and VGA Inter

27 March 2024

30 / 40

Text Display

If we want to put a text on the screen, we need to know the pattern of characters.

- Based on the character pattern, pixel row, and column information, we decide on RGB values to be sent to the VGA_Sync component.
- The following lines of code can put **H** on the screen:

```
if (((8<row<18) and (col = 8)) or ((8<row<18) and (col = 13))
  or ((row=13) and (8<col<13))) then
   red <= 'l';
else
   red <= '0';
end if;</pre>
```


We can store the display pattern of characters in a memory and access the memory for writing text on the screen.

Maryam Hemmati (ECSE) Mini Project - Introduction and VGA Interfa 27 March 2024 31/40 Maryam Hemmati (ECSE) Mini Project - Introduction and VGA Interfa 27 March 2024 32/40

Text Display

A group of characters are stored in a memory block in the FPGA.

- This memory is instantiated in the char_rom.vhd
- The memory should be initialized with the information of character patterns.
 - A *.mif file is used to initialize the memory.
 - ► TCGROM.mif is the memory initialization file that contains the patterns of 64 characters.
 - ► Each character in a .mif file is described through 8 lines of memory address and is translated to a block of 8x8 pixels.



Text Display

We only need to provide *rom_address* and extract one bit of *rom_data* as an output for each pixel.

```
49 BEGIN
50
          altsyncram_component : altsyncram
52
          GENERIC MAP (
              address_aclr_a => "NONE",
54
              clock_enable_input_a => "BYPASS",
              clock_enable_output_a => "BYPASS",
              init file => "tcgrom.mif",
              intended_device_family => "Cyclone III",
58
              lpm hint => "ENABLE RUNTIME MOD=NO",
              lpm_type => "altsyncram",
59
              numwords_a => 512,
60
61
              operation mode => "ROM"
              outdata_aclr_a => "NONE",
62
63
              outdata_reg_a => "UNREGISTERED",
              widthad_a => 9,
64
65
              width a => 8.
66
              width byteena a => 1
67
68
          PORT MAP (
69
              clock0 => clock,
              address a => rom address,
             q_a => rom_data
          rom address <= character address & font row;
          rom mux output <= rom data (CONV INTEGER(NOT font col(2 DOWNTO 0)));
      END SYN;
```

Text Display

9 ENTITY char_rom IS

char_rom.vhd gets an instance of *altsyncram* component which is a memory IP core.

character_address : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
font_row, font_col : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
clock : IN STD_LOGIC ;

```
rom_mux_output : OUT STD_LOGIC
      END char rom
20 ARCHITECTURE SYN OF char rom IS
           SIGNAL rom_data : STD_LOGIC_VECTOR (7 DOWNTO 0);
SIGNAL rom_address : STD_LOGIC_VECTOR (8 DOWNTO 0);
           COMPONENT altsyncram
           GENERIC (
                address aclr a
                clock_enable_input_a
                clock_enable_output_a
init_file
                intended_device_family
                1pm hint
                                             STRING:
                lpm_type
                numwords a
                                            NATURAL
                operation_mode
                outdata_aclr_a
                                            · STRING
                                           : STRING:
                outdata reg a
                                           : NATURAL;
: NATURAL;
                widthad_a
                width a
                width_byteena_a
            PORT (
                clock0 : IN STD_LOGIC ;
address_a : IN STD_LOGIC_VECTOR (8 DOWNTO 0);
43
44
                             : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
                q_a
                                                                                            27 March 2024
                                                                                                                         34 / 40
```

Text Display

The following table shows the contents of the CharROM which is initialized through TCGROM.mif file.

• Memory depth is **512**.

Maryam Hemmati (ECSE)

- Memory width is **8**. The content of memory for each address is an 8-bit value.
- Notice that the address is in Oct format.

CHAR	ADDRESS	CHAR	ADDRESS	CHAR	ADDRESS	CHAR	ADDRESS
@	00	Р	20	Space	40	0	60
Α	01	Q	21		41	1	61
В	02	R	22	"	42	2	62
С	03	S	23	#	43	3	63
D	04	T	24	\$	44	4	64
E	05	U	25	%	45	5	65
F	06	V	26	&	46	6	66
G	07	W	27	,	47	7	67
Н	10	X	30	(50	8	70
I	11	Y	31)	51	9	71
J	12	Z	32	*	52	Α	72
K	13	[33	+	53	В	73
L	14	Dn Arrow	34	,	54	С	74
M	15]	35	-	55	D	75
N	16	Up Arrow	36		56	E	76
0	17	Lft Arrow	37	/	57	F	77

Mini Project - Introduction and VGA Interfa


27 March 2024

36 / 40

Maryam Hemmati (ECSE) Mini Project - Introduction and VGA Interfa 27 March 2024 35 / 40

Text Display

- The way we use part of pixel-row and pixel-column value as the address to the CharROM defines the size of the text.
 - ▶ If we use 3 lower bits of the pixel-row address, we will get the text in its original size of 8x8.
- To make characters larger, each dot in the font should map to several pixels.
 - ▶ To double the size, each dot should map to a 2x2 pixel block.
 - pixel-row[3 downto 1] and pixel-column[3 downto 1] are used as the font row and font column.




Summary

- We discussed the mini project and its objective.
- We talked about DE0-CV board and its interfaces.
- We looked at VGA interface and discussed how to show graphics and text on the VGA screen through several examples.

Text Display Example

Try this example and see how you can fill the screen with rows of different characters:



27 March 2024

Acknowledgment

- Some figures/notes are taken from or inspired by the
 - ► CS305 Lecture notes by Muhammad Nadeem, 2019

Maryam Hemmati (ECSE) Mini Project - Introduction and VGA Interfa 27 March 2024 39 / 40 Maryam Hemmati (ECSE) Mini Project - Introduction and VGA Interfa 27 March 2024 40 / 4