Mini Project - VGA Text, Mouse, and LFSR

Maryam Hemmati

Department of Electrical, Computer and Software Engineering University of Auckland

email: m.hemmati@auckland.ac.nz

COMPSYS 305-Digital Systems Design

17 April 2024

Maryam Hemmati (ECSE)

17 April 2024

Content

- VGA Interface Review
- Text Display on VGA Screen
- S PS/2 Mouse Interface
- Uinear Feedback Shift Register (LFSR)

17 April 2024

2/33

VGA Interface - Review

Image on VGA screen is displayed by turning the pixels ON and OFF.

- Video signal must redraw the entire screen 60 times per sec (60Hz) to avoid flickers.
 - ▶ Human eyes detect flickers at refresh rate less than 30Hz.
- We will use the common VGA display standard at 25MHz pixel rate with 640x480 resolution.
 - ▶ Each pixel takes 40ns at 25MHz pixel rate.

VGA Interface - Review

VGA video standard contains 5 active signals:

- Horizontal and vertical synchronisation signals.
- Three analog signals for red, green and blue (RGB) colours formation.
 - ▶ By changing the analog voltage levels of the RGB signals, different colours can be produced.
 - Depending on the number of bits supported by the development board, different amount of colours can be represented.

Maryam Hemmati (ECSE)

17 April 2024


Maryam Hemmati (ECSE)

Mini Project - VGA Text, Mouse, and LFSR

17 April 2024

3/33

VGA Interface - DE0-CV Board - Review



Maryam Hemmati (ECSE

Mini Project - VGA Text, Mouse, and LFSR

17 April 2024

5/3

VGA Interface - VGA Sync Component - Review

We need a component to drive the control signals to the display and provide pixel values at the right rate.

- In order to generate the VGA signal at 25 MHz, the clock signal provided by DE0-CV (50MHz) needs to be halved.
- 25 MHz clock signal can be used by counters to generate the horizontal and vertical sync signals.
- The counters also represent row and column address of a pixel, which can be used by other components to retrieve pixel information.

Text Display

If we want to put a text on the screen, we need to know the pattern of characters.

- Based on the character pattern, pixel row, and column information, we decide on RGB values to be sent to the VGA_Sync component.
- The following lines of code can put **H** on the screen:

```
if (((8<row<18) and (col = 8)) or ((8<row<18) and (col = 13))
  or ((row=13) and (8<col<13))) then
    red <= '1';
else
    red <= '0';
end if;</pre>
```

We can store the display pattern of characters in a memory and access the memory for writing text on the screen.

Text Display

A group of characters are stored in a memory block in the FPGA.

- This memory is instantiated in the char_rom.vhd
- The memory should be initialized with the information of character patterns.
 - ▶ A *.mif file is used to initialize the memory.
 - ► TCGROM.mif is the memory initialization file that contains the patterns of 64 characters.
 - ► Each character in a .mif file is described through 8 lines of memory address and is translated to a block of 8x8 pixels.

Address		Font Data	8 x	8 F	ont	Pix	el D	a
000001	000	: 00011000;	0	0	0	1	1	(
000001	001	: 00111100;	0	0	1	1	1	
000001	010	: 01100110;	0	1	1	0	0	
000001	011	: 01111110;	0	1	1	1	1	
000001	100	,	0	1	1	0	0	
000001	101	: 01100110;	0	1	1	0	0	
000001	110	: 01100110;	0	1	1	0	0	ľ
000001	111	,	0	0	0	0	0	(
		,						

Maryam Hemmati (ECSE) Mini Project - VGA Text, Mouse, and LFSR 17 April

17 April 2024

Maryam Hemmati (ECSE)

Mini Project - VGA Text, Mouse, and LFSF

17 April 2024

Text Display

char_rom.vhd gets an instance of altsyncram component which is a memory IP core.

```
character_address : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
font_row, font_col : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
clock : IN STD_LOGIC;
                                rom_mux_output
                                                      : OUT STD LOGIC
                      END char rom;
                20 HARCHITECTURE SYN OF char rom IS
                           SIGNAL rom_data : STD_LOGIC_VECTOR (7 DOWNTO 0);
SIGNAL rom_address : STD_LOGIC_VECTOR (8 DOWNTO 0);
                           COMPONENT altsyncram
                            GENERIC (
                               address aclr a
                                clock_enable_input_a
                                clock_enable_output_a
init_file
                                                            : STRING:
                                intended_device_family
                                                            · STRING ·
                                1pm hint
                                lpm_type
                                numwords a
                                                             : NATURAL
                                operation_mode
                                outdata_aclr_a
                                                             · STRING ·
                                                            : STRING;
                                outdata reg a
                                widthad_a
                                                             : NATURAL:
                                                             : NATURAL;
                                width a
                                width_byteena_a
                            PORT (
                                clock0 : IN STD_LOGIC ;
address_a : IN STD_LOGIC_VECTOR (8 DOWNTO 0);
                43
               44
                                              : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
                                q_a
                                                                                                                  17 April 2024
Maryam Hemmati (ECSE)
```

Text Display

The following table shows the contents of the CharROM which is initialized through TCGROM.mif file.

- Memory depth is **512**.
- Memory width is 8. The content of memory for each address is an 8-bit value.
- Notice that the address is in Oct format.

CHAR	ADDRESS	CHAR	ADDRESS	CHAR	ADDRESS	CHAR	ADDRESS
@	00	Р	20	Space	40	0	60
Α	01	Q	21	!	41	1	61
В	02	R	22	"	42	2	62
С	03	S	23	#	43	3	63
D	04	T	24	\$	44	4	64
E	05	U	25	%	45	5	65
F	06	V	26	&	46	6	66
G	07	W	27	,	47	7	67
Н	10	X	30	(50	8	70
	11	Υ	31)	51	9	71
J	12	Z	32	*	52	Α	72
K	13	[33	+	53	В	73
L	14	Dn Arrow	34	,	54	С	74
M	15]	35	-	55	D	75
N	16	Up Arrow	36		56	E	76
0	17	Lft Arrow	37	/	57	F	77

Text Display

We only need to provide *rom_address* and extract one bit of *rom_data* as an output for each pixel.

```
49 BEGIN
           altsyncram_component : altsyncram
          GENERIC MAP (
              address_aclr_a => "NONE"
54
              clock_enable_input_a => "BYPASS",
              clock_enable_output_a => "BYPASS",
              init file => "tcgrom.mif",
              intended_device_family => "Cyclone III",
              lpm hint => "ENABLE RUNTIME MOD=NO",
              lpm_type => "altsyncram",
59
              numwords_a => 512,
60
61
              operation mode => "ROM",
              outdata aclr a => "NONE"
62
              outdata_reg_a => "UNREGISTERED",
63
64
              widthad_a => 9,
65
              width a => 8,
66
              width_byteena_a => 1
67
68
          PORT MAP (
69
              clock0 => clock,
              address a => rom address,
              q_a => rom_data
          rom address <= character address & font row;
75
          rom mux output <= rom data (CONV INTEGER(NOT font col(2 DOWNTO 0)));
```


Mini Project - VGA Text, Mouse, and LFSR

17 April 2024

10 / 33

Text Display

- The way we use part of pixel-row and pixel-column value as the address to the CharROM defines the size of the text.
 - ▶ If we use 3 lower bits of the pixel-row address, we will get the text in its original size of 8x8.
- To make characters larger, each dot in the font should map to several
 - ► To double the size, each dot should map to a 2x2 pixel block.
 - ▶ pixel-row[3 downto 1] and pixel-column[3 downto 1] are used as the font row and font column.



```
Character Address - Font Ros
                                      101
110
000
001
010
011
100
101
110
      000010
      000010
```

Maryam Hemmati (ECSE) Mini Project - VGA Text, Mouse, and LFSR

11/33


9/33

Maryam Hemmati (ECSE)

Mini Project - VGA Text, Mouse, and LFSR

Text Display Example

Try this example and see how you can fill the screen with rows of different characters:



Maryam Hemmati (ECSE

Mini Project - VGA Text, Mouse, and LFSR

17 April 2024

13 / 33

PS/2 Mouse Interface

There are three different bus states:

Idle

- ▶ Both *Data* and *Clock* lines are kept **high**.
- ► This is the only state where the mouse is allowed to begin transmitting data.

Inhibit

- ► The host may inhibit communication at any time by pulling the *Clock* line low.
- ► The host then pulls *Data* low and releases *Clock* to enter *Host Request-to-Send*

• Host Request-to-Send


► This state signals the device to start generating clock pulses for the host to device communication.

The clock signal is always generated by the mouse, unless the host wants to inhibit mouse transmission in order to send a command.

PS/2 Mouse Interface

The PS/2 device interface was originally developed by IBM and is used by many mice and keyboards.

- The PS/2 mouse and keyboard implement a bidirectional synchronous serial protocol.
- The interface consists of two bidirectional signals:
 - Clock
 - Data



/laryam Hemmati (ECSE)


Ini Project - VGA Text, Mouse, and LFS

17 April 2024

14 / 33

PS/2 Mouse Interface

- Data is transmitted **one byte** at a time. Each byte is sent in a sequence consisting of 11-12 bits. These bits are:
 - ▶ 1 start bit: Always '0'
 - ▶ 8 data bits: Least significant bit first.
 - ▶ 1 parity bit: Odd parity
 - ▶ 1 stop bit: Always '1'
 - ▶ 1 acknowledge bit: Host-to-device communication only



Host (DE0-CV board) drives the data line when **sending commands** to the mouse.

Mouse drives the data line when sending data to the DE0-CV board.

Maryam Hemmati (ECSE) Mini Project - VGA Text, Mouse, and LFSF

17 April 2024


15 / 33

Maryam Hemmati (ECSE) Mini Project - VG

Mini Project - VGA Text, Mouse, and LFSR

PS/2 Mouse Interface - Host to Device Communication

- The clock signal is always generated by the mouse unless in *Inhibit* state.
- Data is shifted out by the host at clock falling edge and is read by the mouse at clock rising edge.
- An acknowledgment bit is sent from the mouse to the host.



The diagram shows the separated clock and data signals generated by host and mouse side which can be superimposed.


Maryam Hemmati (ECSE)

Mini Project - VGA Text, Mouse, and LFSR

17 April 2024

PS/2 Mouse Interface - Device to Host Communication

- The clock signal is generated by the mouse.
- The data bit is written by the mouse at clock rising edge and is read by the host at clock falling edge.
- No acknowledgment bit is required.



PS/2 Mouse Interface - Host to Device Communication

The steps that host must follow to send data to a PS/2 device:

- Bring the Clock line low for at least 100 microseconds.
- Bring the Data line low.
- Release the Clock line.
- Wait for the mouse to bring the Clock line low.
- Set/reset the Data line to send the first data bit.
- Wait for the mouse to bring Clock high.
- Wait for the mouse to bring Clock low.
- 8 Repeat steps 5-7 for the other seven data bits and the parity bit.
- Release the Data line.
- Wait for the mouse to bring Data low.
- Wait for the mouse to bring Clock low.
- Wait for the mouse to release Data and Clock.

17 April 2024

18 / 33

PS/2 Mouse Interface

Mouse Modes

- Reset Mode
 - Initialization and self test is done.
- Stream Mode
 - Mouse transmits three data packets.
 - ▶ Host must transmit 0xF4 command to the mouse to initiate data reporting.
- Remote Mode
 - ▶ Host requests movement data packets.
- Wrap Mode
 - ► This is diagnostic mode.

Maryam Hemmati (ECSE)

Mini Project - VGA Text, Mouse, and LFSF

17 April 2024

19/33

Mini Project - VGA Text, Mouse, and LFSF

PS/2 Mouse Interface - Initialization

- At power up, the mouse will go to Reset Mode.
 - ▶ It runs a self test and sends the message **0xAA**, which indicates that the test is passed.
 - ▶ It then sends 0x00 which is the ID for standard PS/2 mouse.
 - ▶ If the PS/2 mouse is connected before the FPGA device is programmed this data can be ignored in the interface design.
- In Stream Mode, the streaming should be enabled by a command from host.
 - ► Command **0xF4** is sent by the host.
 - Acknowledge is sent by the mouse.
 - Mouse continuously transmits three data packets which include the movement information as well as the pushbutton status.
 - ▶ Mouse sends data at a default sampling rate of 100 samples per second.

Maryam Hemmati (ECSE)

Mini Project - VGA Text, Mouse, and LFSR

17 April 2024

21 / 33

PS/2 Mouse Interface

- Byte 1 of the packet contains button status information and X, Y motion sign, and overflow bits.
 - ▶ 8-bit distance value together with the sign bit covers the range of -256 to +255.
 - ▶ If the movement is too fast the overflow bits are set.
- Byte 2 and 3 contain the value of relative X, Y movement.
 - ▶ These values should be added to the current cursor position.
 - ► Two 10-bit registers are used to store the cursor position within the screen range of 640×480.
 - ▶ The registers should be updated once a new packet of data is received.
- The cursor is usually initialized to the center of a video screen at power up.

PS/2 Mouse Interface - Data Packet Format

Bits	MSB (7)	6	5	4	3	2	1	LSB (0)
Byte 1	Yo	Xo	Ys	Xs	1	0	R	L
Byte 2	X7	X6	X5	X4	X3	X2	X1	X0
Byte 3	Y7	Y6	Y5	Y4	Y3	Y2	Y1	Y0

- X7-X0: Moving distance of X-axis (horizontal move).
 - moving right = positive values
 - moving left = negative values
- Y7-Y0: Moving distance of Y-axis (vertical move).
 - moving up = positive values
 - moving down = negative values
- **Xo**: X data overflow bit (1 = overflow)
- **Yo**: Y data overflow bit (1 = overflow)
- **Xs**: X data sign bit (1 = negative)
- **Ys**: Y data sign bit (1 = negative)
- L: Left button status bit (1 = button pressed, 0 = released)
- **R**: Right button status bit (1 = button pressed, 0 = released)

Maryam Hemmati (ECSE)

Maryam Hemmati (ECSE)

Mini Project - VGA Text, Mouse, and LFSR

17 April 2024


22 / 33

PS/2 Mouse Interface - Mouse Component

```
9 ENTITY MOUSE IS
10
        PORT( clock 25Mhz, reset
                                            : IN std logic;
11
             SIGNAL mouse data
                                            : INOUT std logic:
             SIGNAL mouse clk
                                            : INOUT std logic;
             SIGNAL left_button, right_button: OUT std_logic;
             SIGNAL mouse cursor row
                                           : OUT std logic vector(9 DOWNTO 0);
             SIGNAL mouse_cursor_column
                                           : OUT std_logic_vector(9 DOWNTO 0));
     mouse_cursor_row <= cursor row;
     mouse_cursor_column <= cursor_column;
48
49
                 -- tri state control logic for mouse data and clock lines
     MOUSE DATA <= 'Z' WHEN MOUSE DATA DIR = '0' ELSE MOUSE DATA BUF;
     MOUSE CLK <= 'Z' WHEN MOUSE CLK DIR = '0' ELSE MOUSE CLK BUF;
           WITH mouse state SELECT
        - Mouse Data Tri-state control line: 'l' DEO drives, '0'=Mouse Drives
               MOUSE DATA DIR <= '0' WHEN INHIBIT TRANS,
                                   'O' WHEN LOAD COMMAND,
                                   '0' WHEN LOAD COMMAND2
109
                                   '1' WHEN WAIT_OUTPUT_READY
                                   'O' WHEN WAIT CMD ACK,
                                   'O' WHEN INPUT PACKETS:
        -- Mouse Clock Tri-state control line: 'l' DEO drives, '0'=Mouse Drives
114
           WITH mouse state SELECT
               MOUSE_CLK_DIR <= '1' WHEN INHIBIT TRANS,
116
                                   '1' WHEN LOAD COMMAND,
117
                                   '1' WHEN LOAD COMMAND2,
118
                                   'O' WHEN WAIT OUTPUT READY,
119
                                   'O' WHEN WAIT CMD ACK,
                                    '0' WHEN INPUT PACKETS
```

PS/2 Mouse Interface Example

Try this simple example and see how you can see the row and column values of your cursor on seven segment displays.



Maryam Hemmati (ECSI

Mini Project - VGA Text, Mouse, and LFSR

17 April 2024

25 / 33

Linear Feedback Shift Register (LFSR)

- A linear feedback shift register (LFSR) is a shift register whose input bit is the output of a linear function of two or more bits of its previous states.
- The linear feedback can be formed by performing exclusive-OR on the outputs of two or more of the flip flops together.
 - ▶ Alternatively XNOR can be used for the feedback.
- LFSRs can be used in variety of applications such as
 - Pseudo-random number generators
 - ► Test pattern generation
 - ► Cyclic Redundancy Check (CRC)
 - Cryptography


Maryam Hemmati (ECS


Mini Project - VGA Text, Mouse, and LFS

17 April 2024

26 / 22

Linear Feedback Shift Register (LFSR)





Linear Feedback Shift Register

Linear Feedback Shift Register (LFSR)

- The points within the register chain, where the feedback comes from are called **taps**.
 - ▶ Taps are the bits that influence the output.
 - ► Two LFSRs with the same seed but different taps generate different sequences.
- The initial value of the LFSR is called the seed.
 - It should be a non-zero value, otherwise LFSR would be stuck at the seed value.
- An LFSR is of maximal length if it sequence through every possible value.
 - ▶ A maximal length **n-bit** LFSR can sequence through $2^n 1$ values.
 - ▶ The state "0000..." (all zeros) is not included in the sequence.

ram Hemmati (ECSE) Mini Project - VGA Text, Mouse, and LFSR 17 April 2024 27/33 Maryam Hemmati (ECSE) Mini Project - VGA Text, Mouse, and LFSR 17 April 2024 28/33

Linear Feedback Shift Register (LFSR)

- The choice of taps determines how many values there are in a given sequence before the sequence is repeated.
- Some tap choices for maximal length sequence is provided:


Number of bits	Length of loop	Taps
2	3	0,1
3	7	0,2
4	15	0,3
5	31	1,4
6	63	0,5
7	127	0,6
8	255	1,2,3,7 3,8
9	511	3,8
10	1023	2,9
11	2047	1,10

17 April 2024

Linear Feedback Shift Register (LFSR)

There are two types of LFSRs, depending on how feedback is formed:


- In Fibonacci LFSR, the XOR gates (taps), are placed on the feedback path.
- Increasing the levels of logic in the combinational feedback path can **negatively impact** the maximum clocking frequency of the function.



17 April 2024

Linear Feedback Shift Register (LFSR)

- In Galois LFSR, the XOR gates (taps), are placed between the registers.
- Galois type is more recommended in this project.



Summary

- We looked at VGA interface and discussed how to show text on the VGA screen through several examples.
- We looked at the PS/2 mouse interface and discussed about its communication protocol.
 - ▶ Host to device communication for sending the commands.
 - ▶ Device to host communication for sending the data.
- We introduced LFSR to be used as a pseudo-random number generator.
 - ▶ LFSR can be used in your mini project to generate random values for the gaps in the pipes.

Maryam Hemmati (ECSE) Mini Project - VGA Text, Mouse, and LFSF

Mini Project - VGA Text, Mouse, and LFSR

Acknowledgment

- Some figures/notes are taken from or inspired by the
 - ► CS305 Lecture notes by Muhammad Nadeem, 2019
 - ► EETimes Tutorial : Linear Feedback Shift Registers by Max Maxfield, 2006
 - ▶ PS/2 Mouse/Keyboard Protocol by Adam Chapweske, 1999

Maryam Hemmati (ECSE)

Mini Project - VGA Text, Mouse, and LFSR

17 April 2024

33 / 33