Lab 1: Introduction to Verilog HDL

Objective

- ✓ Review fundamental logic components.
- ✓ Introduce Verilog HDL modeling and verification.

Prerequisite

✓ Fundamentals of logic gates.

Experiments

- 1 Design and verify a BCD-to-Excess-3 code converter (input: **abcd**, output: **wxyz**, **a** and **w** are the MSB).
 - 1.1 Write the Boolean function/logic equation.
 - 1.2 Draw the related logic diagram.
 - 1.3 Construct the Verilog RTL code for the converter and use a testbench to simulate the logic behavior for verification.
- 2 Design and verify an unsigned 2-bit x 2-bit binary multiplier (multiplicand **a** (**a**1**a**0), multiplier **b** (**b**1**b**0), and product **c** (**c**3**c**2**c**1**c**0)).
 - 2.1 Write the Boolean function/logic equation.
 - 2.2 Draw the related logic diagram.
 - 2.3 Construct the Verilog RTL code for the multiplier and use a testbench to simulate the logic behavior for verification.
- Design a 3-bit binary adder/subtractor with input **a** (**a2a1a**0), **b** (**b2b1b**0), m as the operator control (0 for addition and 1 for subtraction); output **s** (**s2s1s**0), **v** as overflow indicator.
 - 3.1 Write the Boolean function/logic equation.
 - 3.2 Draw the related logic diagram.
 - 3.3 Construct the Verilog RTL code for the function and use a testbench to simulate the logic behavior for verification.
- 4 (Bonus) For two 3-bit unsigned numbers a (a2a1a0) and b (b2b1b0), build a logic circuit to
- 5 output **o**(**o**2**o**1**o**0) as the smaller number and use a testbench for verification.