### Table of Content

Page 1	TITLE PAGE
Page 2	CPU POWER
Page 3	CPU SIGNAL
Page 4	DDR3 MEMORY
Page 5	eMMC, SPI NOR FLASH
Page 6	SD CARD, SATA
Page 7	LVDS, HDMI
Page 8	CAMERA, EXP PORT
Page 9	EPCD EXP PORTS
Page 10	AUDIO
Page 11	USB
Page 12	EHTERNET
Page 13	JTAG, DEBUG
Page 14	SENSORS
Page 15	AUX SDIO CONN, CAN
Page 16	mPCIe CONN
Page 17	GPS MODULE
Page 18	BATTERY CHARGER
Page 19	PF0100 PMIC
Page 20	BOOT SELECT
Page 21	AUX VOLT REG
Page 22	COMM CHANNEL STEERING
Page 23	BUILD OPTION TABLES
Page 24	PIN MUX TABLE
Page 25	TEMPORARY DEVIATIONS

### **GENERAL DESIGN NOTES**


- Unless Otherwise Specified:
   All resistors are in ohms, 5%, 1/16 Watt
   All capacitors are in uF, 20%, 50V
   All voltages are DC
   All polarized capacitors are Tantalum
- Critical compenents that require tolerances tighter than listed in Note 1are labeled with required tolerance on schematic. Non-critical components may be filled with tighter tolerance parts for BOM consolidation purposes, but may be changed to meet the general tolerances of Note 1 if desired.
- 3. Interrupted lines coded with the same letter or letter combinations are electrically connected.
- Device type number is for reference only. The number varies with the manufacturer.
- 5. Special signal usage:
  \_B or 'n' Denotes Active-Low Signal
  <> or [] Denotes Vectored Signals
- Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

#### AC ADAPTER SPECIFICATIONS

# i.MX6 SMART DEVICE SYSTEM

MCIMX6DL-SDP


# Smart Device System Block Diagram



#### Revision History


ev. Code	Date	Description
X1	11/02/2011	Rev X1 Draft
A	12/15/2011	Release to Prototype Phase
AXI	02/09/12	Draft Rev B Respin:  - Changed Audio CODEC to WM8962 per Marketing Request.  - Removed two digital microphones. Changed mics to Wolfson WM2730 per Marketing.  - Connected NVCC_JTAG rail to GEN_JV3.  - Added PFST Svitch to SWBST supply to isolate it from System power.  - Changed Voltage sides on U9 level shifter.  - Changed Voltage sides on U9 level shifter.  - Changed SW4 to 3.15V output. Moved audio 1.8V to GEN_JV8.  - Changed SW4 to 3.15V output. Moved audio 1.8V to GEN_JV8.  - Changed camera 1V5 supply to VGEN2, other 1V5 loads moved to VGEN1.  - Added isolation PFST to Audio voltage supplies.  - Switched USB_OTG_ID to pin ENT_RX_ER, USBOTG_OC to pin EIM2  and USBHI_OC to pin EIM_D30 to match pinnux functionality.  - Added parallel termination resistors to PCIE differential clock traces.  - Noved DISPO_DWR_EN_D NNDNF_WP.  - Noved DISPO_DWR_EN_D NNDNF_WP.  - Deleted auxiliary 3.15V voltage regulator.  - Designated several capacitors on processor core power rails as DNP.  Validation proved unnecessary.  - Moved 12C3 SDA from GPIO_16. This pin must be unconnected for  Ethernet 1588 (time stamp) functionality to work.  - Added shield ground pins to LVDS connectors to NNDS.  - Changed extramal speaker capacitors to higher wor to NSWS.  - Changed FF0100 microprocessor program circuit to DNP.  - Added SV supply to LCD expansion headers.  - Changed FF0100 microprocessor program circuit to DNP.  - Added SV supply to LCD expansion headers.  - Connected MPDUTPS directly to Audio GND.  - Connected MPDUTPS directly to Audio GND.  - Connected BPDUTPS directly to Audio GND.  - Connected DPUTPS directly to Audio GND.  - Connected SPDUTPS directly to Audio GND.  - Connected DPUTPS direct
В	02/17/12	Release to Production
B1	04/11/12	Release to Production  - Depopulated 0512 because of schematic error.  - Cut trace to Ul2 pin 5 to prevent false USB plug in detects.  - Added schematic page to detail applicable board TDAs that affect Rev B boards.  - Populating CAN components USI71 and USI8 per Marketing Request.  - Added resistor RXI across pads for C55 to improve 24MHz clock stability.  - Pull up resistors RS629 and R639 have been changed to DNP.
		- R30 is DNP to support T01.0 issue on i.MX6 DualLite Silicon.
B2	05/04/12	- Changed Marketing part number to MCINK6DL-SDP - Changed R7, R112 and R585 to DNP - Changed C540 to "POPULATED" - Added notes that the SATA interface does not exist on the i.MX6 DualLite version of the i.MX6 Processor Familiy.
В3	05/25/12	- Changed DDR3 Memory to new 1.35V capable memory MT41K128M16JT. - Changed C54d to 1.0 uF per Wolfson recommendation. - Changed R183 and R189 to 2.37K pull ups to bring I2C rise time into specification
B4	07/18/12	- Removed buffers U500 and U520 from digital microphone data outputs. A note is added to show required hand wire modification The Battery Charge Done LED is disconnected and R522 is depopulated. New parts RX2, CX1 and UX1 are added. Traces show required hand modifications Optional Power On Circuit has been disabled and U511 and R578 are now DMP. A new blode DX1 has been added to allow ETM_D29 to sense a button press of the PMRON pin of the PMIC R532T button SV2 now onmeats to the PMRON pin of the PMIC R532T button SV2 now or remainer R31 to SDCR50 trace SIM Card Connector CONI is now populated by default Battery Connector Beader CON3 is now populated by default Changed resistors R174 and R176 and to depopulated by default LVDS0 EDID will not be connected to I2C2 channel unless needed.
B5	09/25/12	Changed UI to 1.MX 6 TO1.2 processor.  - Changed UI to 1.MX 6 TO1.2 processor.  - Changed C68 and C612 to DNP.  - Populated C682 and C716 with 22uF capacitors.
cı	10/01/12	All hand wire changes made in Revision B4 are now formally made in the netlist and the layout files.  G512 is changed to populated. G512 is changed to populated.  PMIC Programming Micro-Processor is removed. CXI capacitor is changed to C504  DXI diode is changed to D4  RXI resistor changed to R216  RXI resistor changed to R216  RXI resistor changed to R19  RXI resistor changed to R19  RXI resistor changed to R30  AND TAPE TO THE TO
C2	11/09/12	- Moved Ferrite Beads 110 and 117 to pads for L25 and L26.  Camera Analog Voltage supply moved to VGEN3.  - Added notes for 24MHz crystal and USB layout design.  - Changed R17, R21, R25, R27, R68, R85, R582, and R660 to 1% resistors due to lead time availability issues.
C3	02/20/13	- Changed BT500 Battery Holder to new manufacturer due to parts availability Changed R17, R21, R25, R27, R68, R58, R582, and R660 to 0.5% resistors due to parts availability Changed R97 and R106 pull up resistors to 4.7 Ohm Changed R19 pull up resistor to 10% Ohm.
C4	04/02/13	- DNP BHI, BHI2 Standoffs.  - Changed UB part number to Programmed part MMPF0100F0ZES  - Changed R17, R21, R25, R27, R68, R85, R582, and R660 to 1% resistors due to lead time availability issues.
C5	02/16/15	- Updated Manufacturing numbers for U8, U512, U519









NOTE:
In early designs of the Smart Device board, these bulk capacitors were used.
After testing of the board, it was found that these capacitors could be removed with no effect. This reduces the capacitve loading on the internal processor LDOs. The coponents/footprints have been left in place in the event that future applications and/or software changes show that these capacitors are needed.






# 8GB eMMC MEMORY


# 4MB SPI NOR FLASH




50ohm, SD singals(SD\_DATAx, SD\_CMD, SD\_CLK) control.

RST\_B pin is not enabled by default. It must be turned on by software. Therefore, part with RST\_B pin can be used in existing designs that do not connect this pin.






# SD CARD SOCKET



Layout: 50ohm, SD signals(SD\_DATAx, SD\_CMD, SD\_CLK) length equal

# SATA CONNECTOR




#### Layout:


- 1. 100ohm diff pairs, length equal
- 2. Mount these capacitors very close to the connector J506


### hard drive standoff





Note: The SATA interface on the i.MX6 DualLite Processor is disabled. These parts have been populated only to provide continuity with other Smart Devices that use the same PCB, and simplify manufacturing both MCIMX6Q-SDP and MCIMX6DL-SDP boards on the same manufacturing line.





















## DEBUG UART TO USB CONVERSION



# **JTAG**









# AUX SDIO CARD SOCKET

# BLUETOOTH CABLE CONNECTOR



50ohm, SD signals(SD\_DATAx, SD\_CMD, SD\_CLK) length equal




BLUETOOTH CABLE CONNECTOR
have been designed and tested
specifically for use with the WIFI/BT
combo card SX-SDCAN-2830BT
Developed and sold by
Silex Technolgy. The developer
may need to consult the datasheet
of other WIFI solutions for compatibility
with this card socket.


Pin 1 of the cable connector on the Smart Device board is opposite Pin 20 of the WIFI/BT module. For the FFC to lie flat, the pin order number needs to be reversed on the schematics.

#### NOTE:

NOTE: J13 has been provided for testing the Bluetooth functionality of the SX-SDCAN-2830BT module. This part of the circuit has not yet been tested, which is why the initial boards are being shipped with isolation resistors R209 - R215 depopulated. Until fully tested, the developer assumes responsibilty for enabling J13 tor testing purposed. See the Freescale HW User Guide for the Smart Device board for details (to be published 4Q12).


# OPTIONAL CAN PINOUT







SOLDER SHORT

# Mini-PCIE





NOTE: This design assumes a normal loading on the MPCIE\_3V3 rail of up to 1A. PF0100 SW2 can supply a maximum of 2A current. If more than 1A loading is desired, the designer must consider other load on the GEN\_3V3 rail and depopulate other loads to allow additional loading on the MPCIE\_3V3 rail. The MPCIE\_1V5 rail is allowed a maximum of 100 mA.








# **GPS** Receiver














NOTE FOR VDDHIGH\_IN LOADING ON VGEN5:
VDDHIGH was placed on VGEN5 early in the design as a compromise solution for a board designed primarily for software development. Validation of the i.MX6 processor has shown that operations at elevated temperatures may cause VDDHIGH\_IN to require much more current than VGEN5 can supply. It is recommended for robust designs potentially operating at more extreme temperatures for VDDHIGH to be supplied from a power rail that can supply 250 mA or more.

This allows for datasheet maximum of 125 mA for internal VDDHIGH\_IN loads plus 125 mA for external PHY IO loads.

The optional LDO U9 shown on this page could be reconfigured to supply both VDDHIGH\_IN and VDD\_SNVS\_IN loads to meet the additional current requirments

U9 is no longer required for PF0100 VSNVS issue, but may be desired for NVCC\_PLL\_VOUT.

It is being left in a depopulated condition. If the LDO is needed, R34 and R35 should be populated as follows:


For VSNVS (3.0V):


R34 = 47K, R35 = 309K


For NVCC\_PLL\_OUT (1.1V):

R34 = 47K, R35 = 82.5K

# 5.0V@1A DC2DC










#### NOTE:

On Rev B4 and later designs, the RESET button is connected directly to the PWRON input of the PMIC. This will cause a complete board reset (Processor & PMIC) when the RESET button is pressed.

# U/I KEY










2) Close to other componets using EIM signals.


Boot Select Table


_								
	8	7	6	5	4	3	2	1
E	BT_CFG1_7	BT_CFG1_6	BT_CFG1_5	BT_CFG1_4	BT_CFG2_6	BT_CFG2_5	BT_CFG2_4	BT_CFG2_3
Γ	011X = MMC/eMMC Boot				X 0 =	1-bit	01 = SD	2 Boot
ı					X 1 = 4-bit		10 = SD3 Boot	
ı	·				10 =	8-bit	11 = SD	4 Boot
Γ					У.О.	4 1-1-	01 = SD	2 Boot
ı	010X = SD/eSD Boot			X 0 = 1-bit X 1 = 4-bit		10 = SD3 Boot		
ı				X1 =	4-DIT	11 = SD	4 Boot	
Г		0010 = \$ΔΤΔ Ε	Root		Y	Y	Y	Ο












# CSPI1 SPINOR\_CLK 5 R580 0 R

NOTE: On all three pad resistor options, resistors are to be initially populated on pads 1 - 2 (Option A). Users may move resistors from their default locations as needed.




# Build Option: MCIMX6Q-SDB

```
CAN Output not populated:
   Battery Charging circuit not populated:
   C507, C508, C510, C511, C512, C513, C514, C515, C517, C518,
    C520, C521, C526, C527, C528, C529, CON2, CON3, L502,
   L503, R512, R513, R514, R515, R516, R518, R519, R527,
   R528, R530, R531, R532, R533, R534, R535, R536, R537,
   R538, R539, R542, R565, R577, R729, RT500, RT501, U502, U503
3. SPI NOR Flash not populated:
   C83, R149, R643, R646, U14
4. MIPI Display/Camera Expansion Ports not populated:
    C28, C29, C30, C50, C116, C117, C123, C124, C585, C587, C588,
   C602, J11, J5, L25, R26, R165, R173, R175, R726, U10
5. Audio Block Components not populated:
    C1, C128, C558, R569, R573, U501, U510, U521
6. EPDC Port Connector not populated:
    J508
7. Ambient Light Sensor not populated:
    C108, R184, R185, R188, R190, R191, U17
8. GPS Module not populated:
    C115, C118, C764, C765, J12, L22, L23, Q516, Q517, Q518,
    Q519, R186, R192, R194, R664, R668, R669, R671, R672,
   R673, U19
9. Extra Bulk Capacitors not populated:
    C39, C54, C68, C606, C607, C608, C609, C610, C611,
   C612, C673, C681
10. BlueTooth Connector Isolation Resistors:
   R209, R210, R211, R212, R213, R214, R215
```

# Build Option: MCIMX6Q-SDP MCIMX6DL-SDP

CAN Output not populated:
 J10
 OverVoltage Protection circuit not populated:
 (OverVoltage Protection provided by battery charge ICs)
 D5, D500, D501, D502, D503, J501, Q1, Q6,
 Q503, R1, R2, R3, R303, R500, R505, R520, R524, SW3
 Extra Bulk Capacitors not populated:
 C39, C54, C68, C606, C607, C608, C609, C610, C611,
 C612, C673, C681
 BlueTooth Connector Isolation Resistors:
 R209, R210, R211, R212, R213, R214, R215



Ball Name	Ball Number	IO MUX	Use
CSIO DATIO	M1	ALT3	UART1 TXD MUX
CSIO DAT11	M3	ALT3	UART1 RXD MUX
CSIO_DAT12	M2	ALT0	CSI0_D[12]
CSIO_DAT13	Ц	ALT0	CSI0_D[13]
CSIO_DAT14	M4	ALT0	CSI0_D[14]
CSIO_DAT15	M5	ALT0	CSI0_D[15]
CSIO_DAT16	L4	ALT0	CSI0_D[16]
CSIO_DAT17	13	ALTO	CSI0_D[17]
CSIO_DAT18 CSIO_DAT19	M6 L6	ALTO ALTO	CSIO_D[18] CSIO_D[19]
CSID_DATIS	N1	ALT4	AUD3 TXC
CSIO DATS	P2	ALT4	AUD3 TXD
CSIO DATE	N4	ALT4	AUD3 TXFS
CSIO_DAT7	N3	ALT4	AUD3_RXD
CSIO_DAT8	N6	ALT4	I2C1_SDA
CSIO_DAT9	N5	ALT4	I2C2_SCL
CSIO_MCLK	P4	ALT0	CSIO_HSYNC
CSIO_PIXCLK	P1	ALT0	CSIO_PIXCLK
CSIO_VSYNC	N2	ALTO	CSIO_VSYNC
DIO DISP CLK	N19 N21	ALT1 ALT1	DIO_DISP_CLK DISPO_DRDT
DIO PINZ	N25	ALT1	DISPO_DKD1
DIO_PIN3	N20	ALT1	DISPO_NSYNCH
DIO PIN4	P25	ALT1	DISPO CONTRST
DISPO DATO	P24	ALT1	DISPO DAT[0]
DISPO_DAT1	P22	ALT1	DISPO_DAT[1]
DISPO_DAT10	R21	ALT1	DISPO_DAT[10]
DISPO_DAT11	T23	ALT1	DISPO_DAT[11]
DISPO_DAT12	T24	ALT1	DISPO_DAT[12]
DISPO_DAT13	R20	ALT1	DISPO_DAT[13]
DISPO_DAT14	U25	ALT1	DISPO_DAT[14]
DISPO_DAT15 DISPO_DAT16	T22 T21	ALT1 ALT1	DISPO_DAT[15] DISPO_DAT[16]
DISPO_DAT17	U24	ALT1	DISPO DAT[17]
DISPO_DAT18	V25	ALT1	DISPO DAT[18]
DISPO DAT19	U23	ALT1	DISPO DAT[19]
DISPO DAT2	P23	ALT1	DISPO DAT[2]
DISPO_DAT20	U22	ALT1	DISPO_DAT[20]
DISPO_DAT21	T20	ALT1	DISPO_DAT[21]
DISPO_DAT22	V24	ALT1	DISPO_DAT[22]
DISPO_DAT23	W24	ALT1	DISPO_DAT[23]
DISPO_DAT3	P21	ALT1	DISPO_DAT[3]
DISPO_DAT4 DISPO_DAT3	P20 R25	ALT1 ALT1	DISPO_DAT[4] DISPO_DAT[5]
DISPO_DATS	R23	ALT1	DISPO_DAT[6]
DISPO DATO	R24	ALT1	DISPO_DAT[7]
DISPO DATS	R22	ALT1	DISPO DAT[8]
DISPO DAT9	T25	ALT1	DISPO DAT[9]
EIM_D21	H20	ALT4	USB_OTG_OC
EIM_D22	E23	ALT4	USB_OTG_PWR_E
EIM_D24	F22	ALT2	UART3_TXD_MU
EIM_D25	G22	ALT2	UART3_RXD_MU
EIM_D30	J20	ALT6	USB_H1_OC
ENET_MDC	V20	ALT1	MDC
ENET_MDIO ENET REF CLK	V23	ALT1	MDIO ENET TX CLK
ENET_RX_ER	V22 W23	ALT1 ALT0	USB OTG ID
GPIO 0	T5	ALTO	CIXO
GPIO 1	T4	ALT1	WDOG B
GPIO_3	R7	ALT2	I2C3_SCL
GPIO_6	ТЗ	ALT3	I2C3_SDA
GPIO_7	R3	ALT3	TXCAN
GPIO_8	R5	ALT3	RXCAN
GPIO_16	R2	ALT1	No-Connect
KEY_COLO	W5	ALT0	SCLK
KEY_COL1	U7	ALTO	MISO
KEY_COL3	U5	ALT4	IZCZ_SCL
KEY_ROW0 KEY_ROW1	V6 U6	ALTO ALTO	CSPI1_MOSI CSPI1_SS0
	-		IZCZ SDA
KEY_ROW3 KEY_ROW2	17 W4	ALT4 ALT6	HDMI CEC IN

PIN MUX TA	BLES
------------	------

	Ball		
Ball Name	Number	IO MUX	Use
NANDF_D4	A19	ALT1	SD2_DAT4
NANDF_D5	818	ALT1	SD2_DAT5
NANDF_D6	E17	ALT1	SD2_DAT6
NANDF_D7	C18	ALT1	SD2_DAT7
RGMII_RD0	C24	ALT1	RGMII_RD0
RGMII RD1	B23	ALT1	RGMII_RD1
RGMII_RD2	B24	ALT1	RGMII_RD2
RGMII_RD3	D23	ALT1	RGMII_RD3
RGMII_RX_CTL	D22	ALT1	RGMII_RX_CTL
RGMII_RXC	B25	ALT1	RGMII_RXC
RGMII_TD0	C22	ALT1	RGMII_TD0
RGMII_TD1	F20	ALT1	RGMII_TD1
RGMII_TD2	E21	ALT1	RGMII_TD2
RGMII_TD3	A24	ALT1	RGMII_TD3
RGMII_TX_CTL	C23	ALT1	RGMII_TX_CTL
RGMII_TXC	D21	ALT1	RGMII_TXC
SD1_DAT3	F18	ALT3	PWMO
SD2_CLK	C21	ALT0	SD2_CLK
SD2_CMD	F19	ALT0	SD2_CMD
SD2_DAT0	A22	ALT0	SD2_DAT0
SD2_DAT1	E20	ALT0	SD2_DAT1
SD2_DAT2	A23	ALT0	SD2_DAT2
SD2_DAT3	B22	ALT0	SD2_DAT3
SD3_CLK	D14	ALT0	SD3_CLK
SD3_CMD	B13	ALT0	SD3_CMD
SD3_DATO	E14	ALT0	SD3_DATO
SD3_DAT1	F14	ALT0	SD3_DAT1
SD3_DAT2	A15	ALT0	SD3_DAT2
SD3_DAT3	815	ALT0	SD3_DAT3
SD3_DAT4	D13	ALT0	SD3_DAT4
SD3_DAT5	C13	ALT0	SD3_DAT5
SD3_DAT6	E13	ALT0	SD3_DAT6
SD3_DAT7	F13	ALT0	SD3_DAT7
SD4_CLK	E16	ALT0	SD4_CLK
SD4_CMD	B17	ALT0	SD4_CMD
SD4_DAT0	D18	ALT1	SD4_DAT0
SD4_DAT1	B19	ALT1	SD4_DAT1
SD4_DAT2	F17	ALT1	SD4_DAT2
SD4_DAT3	A20	ALT1	SD4_DAT3
SD4_DAT4	E18	ALT1	SD4_DAT4
SD4_DAT5	C19	ALT1	SD4_DAT5
SD4_DAT6	B20	ALT1	SD4_DAT6
SD4_DAT7	D19	ALT1	SD4_DAT7

Reserved For i.MX6DLS							
NANDF_WP_B	E15	ALT5	DISPO_WR				
EIM_RW	K20	ALT8	EPDC_SDDO7				
EIM_LBA	K22	ALT8	EPDC_SDDO4				
EIM_CS0	H24	ALT8	EPDC_SDDO6				
EIM_EB1	K23	ALT8	EPDC_SDSHR				
EIM_EB2	E22	ALT8	EPDC_SDDO5				
EIM_A16	H25	ALT8	EPDC_SDDO0				
EIM_A18	J22	ALT8	EPDC_PWRCTRL0				
EIM_A21	H23	ALT8	EPDC_GDCLK				
EIM_A22	F24	ALT8	EPDC_GDSP				
EIM_A23	J21	ALT8	EPCD_GDOE				
EIM_A24	F25	ALT8	EPDC_GDRL				
EIM_D17	F21	ALT8	EPDC_VCOM0				
EIM_D27	E25	ALT8	EPDC_SDOE				
EIM_D31	H21	ALT8	EPDC_SDCLK				
EIM_DA1	J25	ALT8	EPDC_SDLE				
EIM_DA2	L21	ALT8	EPDC_BDR0				
EIM_DA3	K24	ALT8	EPDC_BDR1				
EIM_DA4	L22	ALT8	EPDC_SDCE0				
EIM_DA5	L23	ALT8	EPDC_SDCE1				
EIM_DA6	K25	ALT9	EPDC_SDCE2				
EIM_DA10	M22	ALT8	EPDC_SDDO1				
EIM_DA11	M20	ALT8	EPDC_SDDO3				
EIM_DA12	M24	ALT8	EPDC_SDDO2				

	Ball					
Ball Name	Number	IO MUX	Use	GPIO Function	Direction	_
SD1_CMD	B21	ALT5	GPI01[18]	ACCL_INT_IN	Input	High
NANDE WP B	M21	ALT5	GPI03[9]	ALS_INT	Input	High
NANDE RBO	E15 B16	ALT5	GPIO6[9]	DISPO_WR AUX 3V EN	Output	High
	N24		GPIO6[10]		Output	High
NANDF CS2	A17	ALTS ALTS	GPI03[15]	CABC ENO	Input	High
NANDF CS3	D16		GPI06[15]	CABC_ENU CABC EN1	Output	High
GPIO 19	P5	ALT5	GPIO6[16] GPIO4[5]	CAN1 STBY	Output	High
_	A16			_		High
NANDF_ALE NANDF CLE	C15	ALT5 ALT5	GPIO6[8]	CAP_TCH_INTO	Input	High
EIM A25	H19	ALTS	GPIO5[7] GPIO5[2]	CHG FLT1 B	Input	High
EIM DA14						
EIM D23	N23 D25	ALTS ALTS	GPIO3[14] GPIO3[23]	CHG_FLT2_B CHG_STATUS1_B	Input	Low
EIM DA13	M23	ALTS	GPI03[23]	CHG STATUSE B	Input	Low
KEY COL2	W6	ALTS	GPIO4[10]	CODEC PWR EN	Input Output	_
						High
SD1 DAT2	C25 E19	ALT5	GPI03[16]	COMP_INT CSI PWN	Output	High
SD1_DA12	D20	ALTS	GPI01[19]	CSI RST B	Output	High
SD1_CLK	A21	_	GPI01[20]	CSIO PWN	_	High
SD1_DAT0		ALT5	GPI01[16]		Output	High
EIM WAIT	C20 M25	ALTS ALTS	GPI01[17]	CSIO_RST_B DIO DO CS	Output	High
EIM BCLK	N22	ALTS	GPIO5[0] GPIO6[31]	DIO D1 CS	Output	High
NANDE CS1		_		DISPO PWR EN	_	High
EIM D28	C16 G23	ALT5	GPIO6[14] GPIO3[28]	DISPO PWK_EN	Output	High
EIM DAS	L24	ALTS	GPIO3[28]	DISPO RST B	Output	High
NANDE CSO	F15	ALTS	GPIO5[11]	DISPO RST B	Output	Low
EIM CS1	J23	ALTS	GPI02[24]	DOK B		Low
EIM A17	G24	ALTS	GPI02[24]	E PMIC GOOD B	Input	Low
EIM D20	G20	ALT5	GPI03[20]	EPDC PMIC WAKEUP	Output	High
EIM A19	G25	ALT5	GPIO2[19]	EPDC PWRCTRL1	_	
EIM A20	H22	ALTS	GPI02[19]	EPDC PWRCTRL2	Output	High
EIM OE	J24	ALTS	GPI02[25]	EPDC PWRIRQ	Input	High High
ENET TX EN	V21	ALT5	GPI02[23]	ETH WOL INT	Input	High
EIM D18	D24	ALT5	GPIO3[18]	GPS PPS		-
EIM DAD	L20	ALTS	GPIO3[0]	GPS PWREN	Output	High
EIM EBO	K21	ALTS	GPIO2[28]	GPS RESET B	Output	Low
SD3 RST	D15	ALT5	GPI07[8]	HEADPHONE DET		-
GPIO 5	R4	ALTS	GPIO1[5]	KEY VOL DN	Input	Low
GPIO 4	R6	ALT3	GPI01[3]	KEY VOL UP	Input	Low
KEY COL4	T6	ALT5	GPIO4[14]	PCIE DIS B	Output	Low
GPIO 17	R1	ALT5	GPI07[12]	PCIE RST B	Output	Low
EIM D19	G21	ALTS	GPI03[19]	PCIE PWR EN	Output	High
GPIO 18	P6	ALT5	GPI07[13]	PMIC INT B	Input	Low
EIM D29	J19	ALT5	GPI03[29]	PWR_BTN_SNS	Input	-
ENET CRS DV	U21	ALT5	GPIO1[25]	RGMII NRST	Output	High High
NANDE DZ	F16	ALT5	GPIO2[2]	SD2 CD B	Input	Low
NANDF D3	D17	ALT5	GPIO2[3]	SD2_WP	Input	High
NANDE DO	A18	ALT5	GPIO2[0]	SD3 CD B	Input	Low
NANDF D1	C17	ALTS	GPI02[1]	SD3_CD_B	Input	High
EIM EB3	F23	ALT3	GPI02[31]	SENSOR PWR EN	Output	High
EIM DA7	L25	ALT5	GPI03[7]	KP LOCK	Input	High
EIM D26	E24	ALT5	GPIO3[26]	TS INT	Input	
ENET RXD0	W21	ALTS	GPIO3[26] GPIO1[27]	UOK B	Input	High Low
ENET RXD1	W22	ALTS	GPIO1[27]	RGMII INT	Input	High
ENET TXDO	U20	ALTS	GPI01[30]	DISPO WR	Output	_
ENET TXD1	W20	ALTS	GPI01[30] GPI01[29]	USB H1 PWR EN	Output	High High
GPIO 2	T1	ALT5	GPI01[23]	USR DEF RED LED	Output	High
GPIO 9	T2	ALT6	GPI01[2]	MICROPHONE DET	Input	Low
				SATA DEVSLP		High
KEY ROMA	WS.	ALTS				
KEY_ROW4 CSIO DATA EN	V5 P3	ALT5	GPIO4[15] GPIO5[20]	PCIE WAKE B	Output	Low

I2C1 Bus (1.8V)						
Peripheral	Bus Activity Level	Speed (kbps)	Addresses (hex)	Default Address (hex)		
CSI Bus Camera	Low	400	Write: 0x78	Write: 0x78		
Auido CODEC	Low	400	0x34, 0x36	0x34		
MMA 8451Q Accelerometer	Low	400	0x3A, 0x39	0x39		
	1201 0	ע – כנוט ע	ΛΤΟ			

 $I2C1\_SDA = CSI0\_DAT8$ I2C1 SCL = CSIO DAT9

12C2 Bus (3.3V)

Peripheral	Bus Activity Level	Speed (kbps)	Addresses (hex)	Default Address (hex)
PF0100 PMIC	Low	400	0x08 - 0x0F	0x08
MIPI Bus Camera	Low	400	0x3C	0x3C
MIPI Bus Display	TBD	TBD	TBD	TBD
HDMI EDID	Low	100	0x50	0x50
LVDS0 EDID	Low	100	0x50	0x50
LVDS0 TOUCH SCREEN	High	400	0x82	0x82
RGB TFT LCD DISPLAY	TBD	TBD	TBD	TBD
LCD TOUCH SCREEN	Low	400	0x68, 0x69, 0x6A, 0x6B	0x68

I2C2\_SDA = KEY\_ROW3 I2C2 SCL = KEY COL3

I2C3 Bus (3.3V)					
Peripheral	Bus Activity Level	Speed (kbps)	Addresses (hex)	Default Address (hex)	
LVDS1 EDID	Low	100	0x50	0x50	
LVDS1 TOUCH SCREEN	High	400	0x82	0x82	
PCIe EXP PORT	TBD	TBD	TBD	TBD	
EPDC DISPLAY CARD	Low	400	0x68, 0x69, 0x6A, 0x6B	0x68	
AMBIENT LIGHT SENSOR	Low	400	0x44	0x44	
DIGITAL eCOMPASS	Low	400	0x0E	0x0E	
BAROMETER	Low	400	0x60	0x60	
		SDA = GPIO	-		

freescale ICAP Classification: FCP: FIUO: PUBI: X
Drawing Title:
MCIMX6DL-SMART DEVICE PLATFORM PIN MUX TABLE Document Number SOURCE:SCH-27417 PDF:SPF-27417

# HISTORY OF TEMPORARY DEVIATIONS

#### TDA 4100

1. Digital microphone ANALOG DEVICES ADMP421 was used in place of WOLFSON WM7230 due to supply shortage. Affects U500 and U520.

#### TDA 4112

Replaced TDA 4100
1. Digital microphone ANALOG DEVICES ADMP421
was used in place of WOLFSON WM7230 due to
supply shortage. Affects U500 and U520.
2. Q512 was depopulated due to schematic mistake.
Removes battery charge from USB option.
3. Depopulate R30 on MCIMX6DL-SD boards only.
i.MX6DL Processor configured for Smart PMIC mode.
Not compatible with board design. Removes SW
ability to shutdown the board.

#### TDA 4136

1. Solder a 0402 2.2M Ohm resistor across pins of C55. Some i.MX6Q Processors require this resistor to stabalize the 24MHz crystal circuit, in order to start up within the required time interval.

#### TDA 4221 (6DL) / TDA 4222 (6Q)

- 1. Schematic revision B3 changed DDR3 memory to MT41K128M16JT-125:K. Due to unavailability of new part, this TDA autorizes the continued use of MT41J128M16HA-15.
- 2. Change C540 to 1.0uF capacitor.
- 3. Change resistors R183 and R189 to 2.37K Ohm resistors.

#### TDA 4275

- 1. Remove buffers U500 and U520 from digital Microphone data signal. Replace with hand wire mod.
- Add WDOG\_B reset capability (UX1, RX2, CX1).
   Add diode DX1 to EIM\_D19 to allow GPIO sense of
- power button press.
  4.Change RESET button press to connect to PMIC
- PWRON pin. RESET press now causes global reset.

  5. Add 10K pull down resistor RX3 to SDCKEO pin.

  6. Depopulate Peristors P174 and P176 to discorped
- 6. Depopulate Resistors R174 and R176 to disconnect LVDS0 EDID from I2C2 communications channel.
- 7. Populate Battery Conector Header CON3.
- 8. Populate SIM Card Connector CON1.
- 9. Remove U1 from BOM (in preparation for next revision MX 6 silicon).
- 10. On MCIMX6DL-SDP boards, populate resistor R30 with 1K Ohm resistor.

#### TDA 4425

- 1. Depopulate ferrite beads L10 and L17.
- 2. Populate ferrite beads L25 and L26 (wih Murata BLM18PG121SH1).

#### TDA 4502

 Change R17, R21, R25, R27, R68, R85, R582, and R660 to 0.5% resistors due to parts availability.

#### TDA 4516

1. Change R17, R21, R25, R27, R68, R85, R582, and R660 to 1.0% resistors due to parts availability.

#### TDA 4538

1. U8 PMIC was installed without F0 programming (U8 not stamped F0). TDA is to program part in place.

# CHANGE REVISION DEFECT TRACKING

REV:	Change:	Reference Defect Number
В4	Removed buffers U500 and U520 from digital microphone data outputs.	ENGR00181056
		ENGR00211969
В4	The Battery Charge Done LED is disconnected and R522 is depopulated. New	ENGR00211943
	parts RX2, CX1 and UX1 are added. Traces show required hand modifications.	
В4	Optional Power On Circuit has been disabled and U511 and R578 are now	ENGR00181039
	DNP. A new Diode DX1 has been added to allow EIM_D29 to sense a button	ENGR00211948
В4	RESET button SW2 now connects to The PWRON pin of The PMIC.	ENGR00211979
В4	Added 10K pull down resistor RX3 to SDCKE0 trace.	ENGR00211962
В4	SIM Card Connector CON1 is now populated by default.	ENGR00224087
В4	Battery Connector Header CON3 is now populated by default.	ENGR00224089
B4	Changed resistors R174 and R176 and to depopulated by default. LVDS0 EDID	ENGR00211965
D-T	will not be connected to I2C2 channel unless needed.	ENGROOZIIJOJ
B4	Replaced digital microphones with Analog Devices ADMP421.	ENGR00211964
B4	Disabled USR DEF GRN LED circuit. Configured GPIO 1 for WDOG B output.	ENGR00211904 ENGR00211973
C	Q512 is Changed to populated.	ENGR00211973 ENGR00211943
С	Optional Start Up Circuit has been modified.	ENGR00211943 ENGR00181039
С	PMIC Programming Micro-Processor is removed.	ENGR00181039
C	Add DNP Input to U13 buffer for USB OTG PWR EN. Buffer now powered	ENGR00224090 ENGR00319341
C		ENGR00319341
С	from GEN_3V3.  FA ANA and VDD FA signals now connected to ground.	ENGR00213511
_		
С	Added resistor options to EIM_DA7 trace to EPD connector.	ENGR00181054
		ENGR00211953
С	Connected EIM_DA9 to EPDC Connector J508 to supply SDCE5 if needed.	ENGR00213510
С	Optional LDO U9 is now depopulated.	ENGR00224091
С	Added Connector J13 to support BT from SDIO Card. Connector is isolated by	ENGR00181035
	DNP resistors on Rev C boards.	ENGR00211946
С	Added GPIO control of Battery Charge Enable pins.	ENGR00217643
С	Changed C594 to 0.22uF, changed C31 to 47uF, added C555 as second 22uF	ENGR00224093
	capacitor in parallel with C546, changed C561, C562, C586 and C596 to 0.47uF.	
	Changes made per recommendation of MMPF0100NPEP team.	
С	Added additional 47uF bulk capacitor C769 to SD2 socket VDD supply.	ENGR00224094
С	Added option to route HDMI DDC comms seperate from I2C2 comms channel.	ENGR00215026
С	C597 populated to provide de-bounce to RESET circuit.	ENGR00224095
С	Depopulated C68, C612. Populated C682, C716 closer to pins.	ENGR00224096
С	Depopulated C39, C606, C607, C608, C609, C610, C673 and C681.	ENGR00224097
С	Added DNP R302 to provide alternate 5V supply path to USB_H1_VBUS.	ENGR00224098
С	Added DNP R632 to provide alternate gating of PMIC_5V source (tied to	ENGR00224098
	VDDSOC).	
С	Added DNP L25 and L26 to provide alternate 2.8V supply path to camera	ENGR00224099
	modules.	
С	Added TP31, TP32, TP509, and TP510 to bring out third data lane for both LVDS0	ENGR00214325
	and LVDS1.	ENGR00214502
С	Change blocking capacitors C6 and C7 to Zero Ohm resistors R307 and R308.	ENGR00226040
	PCIe specification requires blocking capacitors to be on transmit side of	
C2	Depopulate L10 and L17. Move Ferrite beads to L25 and L26	ENGR00231769
С3	Changed R97 and R106 pull up resistors to 4.7K to reduce current on VSNVS	ENGR00237171
С3	Changed R19 to 10K pull up resistor to prevent WDOG reset during POR.	ENGR00234394
С3	Added note to BlueTooth connector that RXD and TXD traces are crossed.	ENGR00239363

