### Table of Content

### Page 1 TITLE PAGE Page 2 CPU POWER Page 3 CPU SIGNAL Page 4 Page 5 eMMC, SPI NOR FLASH SD CARD, SATA Page 6 Page 7 Page 8 CAMERA, EXP PORT EPCD EXP PORTS Page 9 Page 10 Page 11 EHTERNET Page 12 Page 13 JTAG, DEBUG Page 14 SENSORS AUX SDIO CONN, CAN Page 15 mPCIe CONN Page 16 GPS MODULE Page 18 BATTERY CHARGER Page 19 PF0100 PMIC Page 20 BOOT SELECT Page 21 AUX VOLT REG COMM CHANNEL STEERING Page 22 BUILD OPTION TABLES Page 24 PIN MUX TABLE

### **GENERAL DESIGN NOTES**

TEMPORARY DEVIATIONS

Page 25

- Unless Otherwise Specified:
   All resistors are in ohms, 5%, 1/16 Watt
   All capacitors are in uF, 20%, 50V
   All voltages are DC
   All polarized capacitors are Tantalum
- Critical compenents that require tolerances tighter than listed in Note 1 are labeled with required tolerance on schematic. Non-critical components may be filled with tighter tolerance parts for BOM consolidation purposes, but may be changed to meet the general tolerances of Note 1 if desired.
- Interrupted lines coded with the same letter or letter combinations are electrically connected.
- Device type number is for reference only. The number varies with the manufacturer.
- 5. Special signal usage:
   \_B or 'n' Denotes Active-Low Signal<> or [] Denotes Vectored Signals
- 6. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.


### AC ADAPTER SPECIFICATIONS

DC Voltage Output: 5VDC
Current Output: ~ 5A (depending on application)
Polarity: ① ① ①
Inner Diameter: 2.1mm
Outer Diameter: 5.5mm

## i.MX6 SMART DEVICE SYSTEM

MCIMX6Q-SDB, MCIMX6Q-SDP, MCIMX6DL-SDP


Smart Device System Block Diagram




#### Revision Hist


Rev. Code	Date	Description
X1	11/02/2011	Rev X1 Draft
A	12/15/2011	Release to Prototype Phase
AX1	02/09/12	Draft Rev B Respin:  - Changed Audio CODEC to WM8962 per Marketing Request.  - Removed two digital microphones. Changed mics to Wolfson WM2730 per Marketing.  - Connected NVCC_JTAG rail to GRN_3V3.  - Added PFBT Switch to SWBST supply to isolate it from System power.  - Changed HDMI Media guard to CM2020 IC to correct IZC HDMI issue.
		- Changed HDMI Media guard to CM2020 IC to correct 12C HDMI issue Changed Workage sides on UP level shifter. 3V to CBM IV8 - Changed What is idea on UP level shifter. 3V to CBM IV8 - Changed What is idea on UP level shifter. 3V to CBM IV8 - Changed What is idea on UP level shifter IV8 loads moved to VGEN1 Added isolation PFFTs to Audio voltage supplies Switched USB_OTG_ID to pin ENDET_RX_ER, USBOTG_OC to pin EIM2 and USBHI_OC to pin ENDET_RX_ER, USBOTG_OC to pin EIM2 - Added parallel termination resistors to PCIe differential clock traces Added parallel termination resistors to PCIe differential clock traces Added parallel termination resistors to PCIe differential clock traces Added parallel termination resistors to PCIe differential clock traces Added parallel termination resistors to PCIe differential clock traces Added parallel termination resistors to PCIE differential some Designated several capacitors on processor core power rails as DNP Validation proved unnecessary Moved IC2S SDA from GPIO_16. This pin must be unconnected for - Ethernet 1558 (time stamp) functionality to work Added shield ground pins to LUPS connectors. Voltage rating Changed external regulator to supply 3.0V power to VSNVS Changed external regulator to supply 3.0V power to VSNVS Changed external regulator to supply 3.0V power to VSNVS Changed PF0100 microprocessor program circuit to DNP Added SV supply to LCD expansion headers Connected HDOUTPB directly to Audio GND Connected HDOUTPB directly to Audio GND Connected HDOUTPB directly to Audio GND Connected Spotter directly to Audio GND Connected UDDOTP to ground to boot PMIC from program settings Added solation to prevent back powering board from USB when no battery present Populated optional "PMRON" button circuit for use with Android Removed LC filter circuit from external speakers Added an additional 2 100MF capacitors to MPCIE_3V3 next to connector Updated Power Rail, IOMUX, and Configuration Tables.
В	02/17/12	Release to Production
В1	04/11/12	Release to Production - Depopulated (512 because of schematic error Cut trace to U12 pin 5 to prevent false USB plug in detects Added schematic page to detail applicable board TDAs that affect Rev B boards Populating CAN components US17 and US18 per Marketing Request Added resistor RX1 across pads for C55 to improve 24MHz clock stability Pull up resistors R629 and R639 have been changed to DNP.
В2	05/04/12	- Changed Marketing part number to MCIMX6Q-SDP - Changed R7, R112 and R585 to DNP - Changed C540 to "POPULATED"
В3	05/25/12	- Changed DDR3 Memory to new 1.35V capable memory MT41K128M16JT Changed C540 to 1.0 up per Wolfson recommendation Changed R183 and R189 to 2.37K pull ups to bring 12C rise time into specification
B4	07/18/12	- Removed buffers U500 and U520 from digital microphone data outputs. A note is added to show required hand wire modification The Battery Charge Done LED is disconnected and R522 is depopulated. New parts RX2, CX1 and UX1 are added. Traces show required hand modifications Optional Power On Circuit has been disabled and U511 and R578 are now DNP. A new Diode DX1 has been added to allow EIM_DZ9
		to sense a button press.  RESET button SW2 now connects to the PWRON pin of the PMIC.  Added 10K pull down resistor RX3 to SDCKEO trace.  SIM Card Connector CONI is now populated by default.  Battery Connector Header CON3 is now populated by default.  Changed resistors RI74 and R176 and to depopulated by default.  IVDSO EDID will not be connected to IZC2 channel unless needed.  Replaced digital microphones with Analog Devices ADMP421.  Disabled USR_DEF_GRN_LED circuit. Configured GPIO_1 for WDOG_B output.
В5	09/20/12	- Changed Ul to i.MX 6 T01.2 processor Changed G68 and C612 to DNP Populated C682 and C716 with 22uF capacitors.
C C1	09/12/12	- All hand wire changes made in Revision B4 are now formally made in the netlist and the layout files.  Q512 is changed to populated.  Optional Start Up circuit has been modified.  PMIC Programming Micro-Processor is removed.  CXI capacitor is changed to C504  DXI diode is changed to D46  RXZ resistor changed to R19  RXZ resistor changed to R635  UXI buffer changed to R635  UXI buffer changed to R635  UXI buffer now powered from GEN_3V3.  FA_ANDA INDUE TAP signals now connected to ground.  FA_ANDA and VDD_FA signals now connected to ground.  FA_ANDA and VDD_FA signals now connected to EPD connector.  Connected ENM_DA9 to EPDC connector J508 to supply SDCE5 if needed.  Optional LDO U9 is now deepoulated.  Added Connector J13 to support BT from SDIO Card through DNP resistors.  Added GPIO control of Battery charge Enable pins through DNP resistors.  Added GPSC control of Battery charge Enable pins through DNP resistor.  Changed C594 to 0.22uF  Changed C31 to 47uF Dulk capacitor (769 to SD2 socket VDD supply.  Added additional 47uF bulk capacitor (769 to SD2 socket VDD supply.  Added option to route HBMI DDC comms seperate from I2C2 comms channel.  C597 populated C68, C612. Populated C682, C716 closer to pins.  Depopulated C68, C661. Populated C682, C716 closer to pins.  Depopulated C68, C606. C607, C608, C609, C610, C673 and C681.  Added DND R302 to provide alternate 5V supply path to USB_HL_VBUS.  Added LBN R632 to provide alternate 5V supply path to USB_HL_VBUS.  Added LBN R632 to provide alternate 5V supply path to USB_HL_VBUS.  Added LBN R632 to provide alternate 5V supply path to USB_HL_VBUS.  Added LBN R632 to provide alternate 5V supply path to USB_HL_VBUS.  Added LBN R632 to provide alternate 5V supply path to USB_HL_VBUS.  Added LBN R632 to provide alternate 5V supply path to USB_HL_VBUS.  Added LBN R632 to provide alternate 5V supply path to USB_HL_VBUS.  Added LBN R632 to provide alternate 5V supply path to USB_HL_VBUS.  Added LBN R632 to provide alternate 5V supply path to USB_HL_VBUS.  Added LBN R632
C2	11/09/12	- Moved Ferrite Beads L10 and L17 to pads for L25 and L26.  Camera Analog Voltage supply moved to VOSEN3.  - Added notes for 24MHz crystal and USB layout design.  - Changed R17, R21, R25, R27, R88, R85, R55, R562, and R660 to 1% resistors due to lead time availability issues.  - Changed BT500 Battery Holder to new manufacturer due to parts availability.
C3	02/20/13	Changed R17, R21, R25, R27, R68, R85, R582, and R660 to 0.5% resistors due to parts availability.  Changed R97 and R106 pull up resistors to 4.7 Ohm.  Changed R19 pull up resistor to 10K Ohm.
C4	04/02/13	- DNP BH1, BH2 Standoffs.  - Changed U8 part number to Programmed part MMPF0100F0ZES  - Changed R17, R21, R25, R27, R68, R85, R582, and R660 to 1% resistors due to lead time availability issues.
C5	02/16/15	- Updated Manufacturing numbers for U8, U512, U519






CPU POWER





## 8GB eMMC MEMORY


## 4MB SPI NOR FLASH




Layout: 50ohm, SD singals(SD\_DATAx, SD\_CMD, SD\_CLK) control.


### NOTE

RST\_B pin is not enabled by default. It must be turned on by software. Therefore, part with RST\_B pin can be used in existing designs that do not connect this pin.






## SD CARD SOCKET



Layout: 50ohm, SD signals(SD\_DATAx, SD\_CMD, SD\_CLK) length equal


## SATA CONNECTOR





### Layout:


- 1. 100ohm diff pairs, length equal
- 2. Mount these capacitors very close to the connector J506.


### hard drive standoff



























## **JTAG**








## AUX SDIO CARD SOCKET

## R502 10.0K R503 10.0K SOLDER SHORT SD2\_3V3 C524 0.1UF 16V VSS2

Layout: 50ohm, SD signals(SD\_DATAx, SD\_CMD, SD\_CLK) length equal

### BLUETOOTH CABLE CONNECTOR




The AUX SDIO CARD SOCKET and the BLUETOOTH CABLE CONNECTOR have been designed and tested specifically for use with the WIFI/BT combo card SX-SDCAN-2830BT Developed and sold by Silex Technolgy. The developer may need to consult the datasheet of other WIFI solutions for compatibility with this card socket.


Pin 1 of the cable connector on the Smart Device board is opposite Pin 20 of the WIFI/BT module. For the FFC to lie flat, the pin order number needs to be reversed on the schematics.

J13 has been provided for testing the Bluetooth functionality of the SX-SDCAN-2830BT module. This part of the circuit has not yet been tested, which is why the initial boards are being shipped with isolation resistors R209 - R215 depopulated. Until fully tested, the developer assumes responsibilty for enabling J13 tor testing purposed. See the Freescale HW User Guide for the Smart Device board for details (to be published 2Q13).

### OPTIONAL CAN PINOUT









SOLDER SHORT

### Mini-PCIE





NOTE:
This design assumes a normal loading on the MPCIE\_3V3 rail of up to 1A.
PF0100 SW2 can supply a maximum of 2A current. If more than 1A loading is desired, the designer must consider other load on the GEN\_3V3 rail and depopulate other loads to allow additional loading on the MPCIE\_3V3 rail. The MPCIE\_1V5 rail is allowed a maximum of 100 mA.






## **GPS** Receiver










## CHARGE CIRCUIT


## CHARGE CIRCUIT





R728 is provided for testing a means to suspend battery charging so that an acurate voltage reading can be taken during the battery charge cycle. It has not yet been tested. When populating R728, R134 should be depopulated. See the Freescale HW User Guide for the Smart Device board for details (to be published 4Q12).

Note: Populate either

Option #1 for the Smart Device Board, or Option #2 for the Smart Device Platform







NOTE FOR VDDHIGH\_IN LOADING ON VGEN5:
VDDHIGH was placed on VGEN5 early in the design as a
compromise solution for a board designed primarily for
software development. Validation of the i.MX6 processor
has shown that operations at elevated temperatures may
cause VDDHIGH\_IN to require much more current than
VGEN5 can supply. It is recommended for robust designs
potentially operating at more extreme temperatures for
VDDHIGH to be supplied from a power rail that can supply

This allows for datasheet maximum of 125 mA for internal VDDHIGH\_IN loads plus 125 mA for external PHY IO loads.

The optional LDO U9 shown on this page could be reconfigured to supply both VDDHIGH\_IN and VDD\_SNVS\_IN loads to meet the additional current requirments

U9 is no longer required for PF0100 VSNVS issue, but may be desired for NVCC\_PLL\_VOUT.

It is being left in a depopulated condition. If the LDO is needed, R34 and R35 should be populated as follows:


For VSNVS (3.0V):

R34 = 47K, R35 = 309K


For NVCC\_PLL\_OUT (1.1V):

R34 = 47K, R35 = 82.5K

### 5.0V@1A DC2DC










### NOTE: On Rev B4 and later designs, the RESET button is connected directly to the PWRON input of the PMIC. This will cause a complete board reset (Processor &

### U/I KEY

PMIC) when the RESET button is pressed.










2) Close to other componets using EIM signals.


Boot Select Table


8	7	6	5	4	3	2	1
BT_CFG1_7	BT_CFG1_6	BT_CFG1_5	BT_CFG1_4	BT_CFG2_6	BT_CFG2_5	BT_CFG2_4	BT_CFG2_3
				X 0 = 1-bit		01 = SD2 Boot	
011X = M M C/e M M C Boot				X 1 = 4-bit		10 = SD3 Boot	
				10 = 8-bit		11 = SD4 Boot	
				X 0 = 1-bit X 1 = 4-bit		01 = SD2 Boot	
010X = SD/eSD Boot			10 = SD3 Boot				
			X 1 =	4-011	11 = SD	4 Boot	
0010 = SATA Boot			Х	Х	Х	0	












NOTE: On all three pad resistor options, resistors are to be initially populated on pads 1 - 2 (Option A). Users may move resistors from their default locations as needed.




## Build Option: MCIMX6Q-SDB

```
1. CAN Output not populated:
   Battery Charging circuit not populated:
   C507, C508, C510, C511, C512, C513, C514, C515, C517, C518,
   C520, C521, C526, C527, C528, C529, CON2, CON3, L502,
   L503, R512, R513, R514, R515, R516, R518, R519, R527,
   R528, R530, R531, R532, R533, R534, R535, R536, R537,
   R538, R539, R542, R565, R577, R729, RT500, RT501, U502, U503
3. SPI NOR Flash not populated:
   C83, R149, R643, R646, U14
4. MIPI Display/Camera Expansion Ports not populated:
   C28, C29, C30, C50, C116, C117, C123, C124, C585, C587, C588,
   C602, J11, J5, L25, R26, R165, R173, R175, R726, U10
5. Audio Block Components not populated:
   C1, C128, C558, R569, R573, U501, U510, U521
6. EPDC Port Connector not populated:
   J508
7. Ambient Light Sensor not populated:
   C108, R184, R185, R188, R190, R191, U17
8. GPS Module not populated:
   C115, C118, C764, C765, J12, L22, L23, Q516, Q517, Q518,
   Q519, R186, R192, R194, R664, R668, R669, R671, R672,
   R673, U19
9. Extra Bulk Capacitors not populated:
   C39, C54, C68, C606, C607, C608, C609, C610, C611,
   C612, C673, C681
10. BlueTooth Connector Isolation Resistors:
   R209, R210, R211, R212, R213, R214, R215
```

# Build Option: MCIMX6Q-SDP MCIMX6DL-SDP

CAN Output not populated:
 J10
 J10
 OverVoltage Protection circuit not populated:
 (OverVoltage Protection provided by battery charge ICs)
 D5, D500, D501, D502, D503, J501, Q1, Q6,
 Q503, R1, R2, R3, R303, R500, R505, R520, R524, SW3

 Extra Bulk Capacitors not populated:
 C39, C54, C68, C606, C607, C608, C609, C610, C611,
 C612, C673, C681
 BlueTooth Connector Isolation Resistors:
 R209, R210, R211, R212, R213, R214, R215



## PIN MUX TABLES

	Ball		
Ball Name	Number	IO MUX	Use
CSIO_DAT10	M1	ALT3	UART1_TXD_MUX
CSI0_DAT11	M3	ALT3	UART1_RXD_MUX
CSIO_DAT12	M2	ALT0	CSI0_D[12]
CSIO_DAT13	LL	ALTO	CSI0_D[13]
CSIO_DAT14	M4	ALTO	CSI0_D[14]
CSIO_DAT15	M5	ALTO	CSIO D[15]
CSIO_DAT16	LA L3	ALTO	CSIO_D[16]
CSIO_DAT17	_	ALTO	CSI0_D[17]
CSIO_DAT18 CSIO_DAT19	M6 L6	ALTO ALTO	CSIO_D[18]
CSIO DATA	N1	ALT4	CSIO_D[19] AUD3 TXC
CSIO DATS	P2	ALT4	AUD3 TXD
CSIO DATE	N4	ALT4	AUD3 TXFS
CSIO DAT7	N3	ALT4	AUD3 RXD
CSIO DATB	N6	ALT4	IZC1 SDA
CSIO DAT9	N5	ALT4	I2C2 SCL
CSIO MCLK	P4	ALTO	CSIO HSYNC
CSIO PIXCLK	P1	ALTO	CSIO PIXCLK
CSIO VSYNC	N2	ALTO	CSIO VSYNC
DIO DISP CLK	N19	ALT1	DIO DISP CLK
DIO PIN13	N21	ALT1	DISPO DRDT
DIO_PIN2	N25	ALT1	DISPO_HSYNCH
DIO PIN3	N20	ALT1	DISPO VSYNCH
DIO_PIN4	P25	ALT1	DISPO_CONTRST
DISPO_DATO	P24	ALT1	DISPO_DAT[0]
DISPO_DAT1	P22	ALT1	DISPO_DAT[1]
DISPO_DAT10	R21	ALT1	DISPO_DAT[10]
DISPO_DAT11	T23	ALT1	DISPO_DAT[11]
DISPO_DAT12	T24	ALT1	DISPO_DAT[12]
DISPO_DAT13	R20	ALT1	DISPO_DAT[13]
DISPO_DAT14	U25	ALT1	DISPO_DAT[14]
DISPO_DAT13	T22	ALT1	DISPO_DAT[15]
DISPO_DAT16	T21	ALT1	DISPO_DAT[16]
DISPO_DAT17	U24	ALT1	DISPO_DAT[17]
DISPO_DAT18	V25	ALT1	DISPO_DAT[18]
DISPO_DAT19	U23	ALT1	DISPO_DAT[19]
DISPO_DAT2	P23	ALT1	DISPO_DAT[2]
DISPO_DAT20	U22	ALT1	DISPO_DAT[20]
DISPO_DAT21	T20	ALT1	DISPO_DAT[21]
DISPO_DAT22	V24	ALT1	DISPO_DAT[22]
DISPO_DAT23 DISPO_DAT3	W24 P21	ALT1 ALT1	DISPO_DAT[23] DISPO_DAT[3]
DISPO DATA	P20	ALT1	DISPO_DAT[4]
DISPO DATS	R25	ALT1	DISPO_DAT[3]
DISPO_DAT6	R23	ALT1	DISPO_DAT[6]
DISPO DATO	R24	ALT1	DISPO_DAT[7]
DISPO DATS	R22	ALT1	DISPO DAT[8]
DISPO DAT9	T25	ALT1	DISPO DAT[9]
EIM D21	H20	ALT4	USB OTG OC
EIM D22	E23	ALT4	USB OTG PWR EN
EIM D24	F22	ALT2	UART3 TXD MUX
EIM D25	G22	ALT2	UART3 RXD MUX
EIM D30	J20	ALT6	USB H1 OC
ENET_MDC	V20	ALT1	MDC
ENET MDIO	V23	ALT1	MDIO
ENET_REF_CLK	V22	ALT1	ENET_TX_CLK
ENET_RX_ER	W23	ALT0	USB_OTG_ID
GPIO_0	T5	ALT0	CLKO
GPIO_1	T4	ALT1	WDOG_B
GPIO_3	R7	ALT2	I2C3_SCL
GPIO_6	T3	ALT3	I2C3_SDA
GPIO_7	R3	ALT3	TXCAN
GPIO_8	R5	ALT3	RXCAN
GPIO_16	R2	ALT1	No-Connect
KEY_COLO	W5	ALTO	SCLK
KEY_COL1	U7	ALT0	MISO
KEY_COL3	U5	ALT4	I2C2_SCL
KEY_ROW0	V6	ALTO	CSPI1_MOSI
KEY_ROW1	U6	ALTO	CSPI1_SS0
KEY_ROW3	17	ALT4	I2C2_SDA
KEY_ROW2	W4	ALT6	HDMI_CEC_IN

	Ball		
Ball Name	Number	IO MUX	Use
NANDF_D4	A19	ALT1	SD2_DAT4
NANDF D5	818	ALT1	SD2 DATS
NANDF_D6	E17	ALT1	SD2_DAT6
NANDF_D7	C18	ALT1	SD2_DAT7
RGMII RDO	C24	ALT1	RGMII_RD0
RGMII RD1	B23	ALT1	RGMII_RD1
RGMII_RD2	B24	ALT1	RGMII_RD2
RGMII_RD3	D23	ALT1	RGMII_RD3
RGMII_RX_CTL	D22	ALT1	RGMII_RX_CTL
RGMII_RXC	B25	ALT1	RGMII_RXC
RGMII_TD0	C22	ALT1	RGMII_TD0
RGMII_TD1	F20	ALT1	RGMII_TD1
RGMII_TD2	E21	ALT1	RGMII_TD2
RGMII_TD3	A24	ALT1	RGMII_TD3
RGMII_TX_CTL	C23	ALT1	RGMII_TX_CTL
RGMII_TXC	D21	ALT1	RGMII_TXC
SD1_DAT3	F18	ALT3	PWMO
SD2_CLK	C21	ALT0	SD2_CLK
SD2_CMD	F19	ALT0	SD2_CMD
SD2_DAT0	A22	ALT0	SD2_DAT0
SD2_DAT1	E20	ALT0	SD2_DAT1
SD2_DAT2	A23	ALT0	SD2_DAT2
SD2_DAT3	B22	ALT0	SD2_DAT3
SD3_CLK	D14	ALT0	SD3_CLK
SD3_CMD	B13	ALT0	SD3_CMD
SD3_DAT0	E14	ALT0	SD3_DATO
SD3_DAT1	F14	ALT0	SD3_DAT1
SD3_DAT2	A15	ALT0	SD3_DAT2
SD3_DAT3	B15	ALT0	SD3_DAT3
SD3_DAT4	D13	ALT0	SD3_DAT4
SD3_DAT5	C13	ALT0	SD3_DAT5
SD3_DAT6	E13	ALT0	SD3_DAT6
SD3_DAT7	F13	ALT0	SD3_DAT7
SD4_CLK	E16	ALT0	SD4_CLK
SD4_CMD	817	ALT0	SD4_CMD
SD4_DAT0	D18	ALT1	SD4_DAT0
SD4_DAT1	B19	ALT1	SD4_DAT1
SD4_DAT2	F17	ALT1	SD4_DAT2
SD4_DAT3	A20	ALT1	SD4_DAT3
SD4_DAT4	E18	ALT1	SD4_DAT4
SD4_DAT5	C19	ALT1	SD4_DAT5
SD4_DAT6	B20	ALT1	SD4_DAT6
SD4_DAT7	D19	ALT1	SD4_DAT7

Reserved For i.MX6DLS					
NANDF_WP_B	E15	ALT5	DISPO_WR		
EIM_RW	K20	ALT8	EPDC_SDDO7		
EIM_LBA	K22	ALT8	EPDC_SDDO4		
EIM_CS0	H24	ALT8	EPDC_SDDO6		
EIM_EB1	K23	ALT8	EPDC_SDSHR		
EIM_EB2	E22	ALT8	EPDC_SDDO5		
EIM_A16	H25	ALTS	EPDC_SDDO0		
EIM_A18	J22	ALT8	EPDC_PWRCTRL0		
EIM_A21	H23	ALT8	EPDC_GDCLK		
EIM_A22	F24	ALT8	EPDC_GDSP		
EIM_A23	J21	ALT8	EPCD_GDOE		
EIM_A24	F25	ALT8	EPDC_GDRL		
EIM_D17	F21	ALT8	EPDC_VCOM0		
EIM_D27	E25	ALT8	EPDC_SDOE		
EIM_D31	H21	ALT8	EPDC_SDCLK		
EIM_DA1	J25	ALT8	EPDC_SDLE		
EIM_DA2	L21	ALT8	EPDC_BDR0		
EIM_DA3	K24	ALT8	EPDC_BDR1		
EIM_DA4	L22	ALT8	EPDC_SDCE0		
EIM_DA5	L23	ALT8	EPDC_SDCE1		
EIM_DA6	K25	ALT9	EPDC_SDCE2		
EIM_DA10	M22	ALT8	EPDC_SDD01		
EIM_DA11	M20	ALT8	EPDC_SDDO3		
EIM_DA12	M24	ALT8	EPDC_SDDO2		


Ball Name	Ball Number	юмих	Use	GPIO Function	Direction	Active
SD1_CMD	B21	ALT5	GPIO1[18]	ACCL_INT_IN	Input	High
EIM_DA9	M21	ALT5	GPI03[9]	ALS_INT	Input	High
NANDE_WP_B	E15	ALT5	GPIO6[9]	DISPO_WR	Output	High
NANDF_RB0	B16	ALT5	GPIO6[10]	AUX_3V_EN	Output	High
EIM_DA15	N24	ALT5	GPI03[15]	BARO_INT	Input	High
NANDF_CS2	A17	ALT5	GPI06[15]	CABC_EN0	Output	High
NANDF_CS3	D16	ALT5	GPI06[16]	CABC_EN1	Output	High
GPIO_19	P5	ALT5	GPIO4[5]	CAN1_STBY	Output	High
NANDF_ALE	A16	ALT5	GPIO6[8]	CAP_TCH_INTO	Input	High
NANDF_CLE	C15	ALT5	GPIO6[7]	CAP_TCH_INT1	Input	High
EIM_A25	H19	ALT5	GPI05[2]	CHG_FLT1_B	Input	Low
EIM_DA14	N23	ALT5	GPI03[14]	CHG_FLT2_B	Input	Low
EIM D23	D25	ALT5	GPI03[23]	CHG_STATUS1_B	Input	Low
EIM DA13	M23	ALT5	GPI03[13]	CHG STATUS2 B	Input	Low
KEY_COL2	W6	ALT5	GPIO4[10]	CODEC_PWR_EN	Output	High
EIM D16	C25	ALT5	GPIO3[16]	COMP INT	Input	High
SD1 DAT2	E19	ALT5	GPI01[19]	CSI PWN	Output	High
SD1 CLK	D20	ALT5	GPIO1[20]	CSI RST B	Output	High
SD1 DATO	A21	ALT5	GPIO1[16]	CSIO PWN	Output	High
SD1 DAT1	C20	ALT5	GPI01[17]	CSIO RST B	Output	High
EIM WAIT	M25	ALT5	GPI05[0]	DIO DO CS	Output	High
EIM BCLK	N22	ALT5	GPIO6[31]	DIO D1 CS	Output	High
NANDF CS1	C16	ALT5	GPIO6[14]	DISPO PWR EN	Output	High
EIM D28	G23	ALT5	GPIO3[28]	DISPO RD	Output	High
EIM DAS	L24	ALT5	GPIO3[8]	DISPO RST B	Output	Low
NANDF CS0	F15	ALT5	GPIO6[11]	DISPO RST B	Output	Low
EIM CS1	J23	ALT5	GPI02[24]	DOK B	Input	Low
EIM A17	G24	ALT5	GPI02[21]	E PMIC GOOD B	Input	Low
EIM D20	G20	ALT5	GPIO3[20]	EPDC PMIC WAKEUP	Output	High
EIM A19	G25	ALT5	GPIO2[19]	EPDC PWRCTRL1	Output	High
EIM A20	H22	ALT5	GPI02[18]	EPDC PWRCTRL2	Output	High
EIM OE	J24	ALT5	GPIO2[25]	EPDC PWRIRQ	Input	High
ENET TX EN	V21	ALT5	GPIO1[28]	ETH WOL INT	Input	High
EIM D18	D24	ALT5	GPIO3[18]	GPS PPS	Input	High
EIM DA0	L20	ALT5	GPIO3[0]	GPS PWREN	Output	High
EIM EBO	K21	ALT5	GPIO2[28]	GPS RESET B	Output	Low
SD3 RST	D15	ALT5	GPIO7[8]	HEADPHONE DET	Input	Low
GPIO 5	R4	ALT5	GPIO1[5]	KEY VOL DN	Input	Low
GPIO 4	R6	ALT5	GPIO1[4]	KEY VOL UP	Input	Low
KEY COL4	T6	ALT5	GPIO4[14]	PCIE DIS B	Output	Low
GPIO 17	R1	ALT5	GPI07[12]	PCIE RST B	Output	Low
EIM D19	G21	ALT5	GPI03[19]	PCIE PWR EN	Output	High
GPIO 18	P6	ALT5	GPI07[13]	PMIC INT B	Input	Low
EIM D29	J19	ALT5	GPI03[29]	PWR_BTN_SNS	Input	High
ENET_CRS_DV	U21	ALT5	GPIO1[25]	RGMII NRST	Output	High
NANDF D2	F16	ALT5	GPIO2[2]	SD2 CD B	Input	Low
NANDF D3	D17	ALT5	GPIO2[3]	SD2 WP	Input	High
NANDF DO	A18	ALT5	GPIO2[0]	SD3 CD B	Input	Low
NANDF_D1	C17	ALT5	GPI02[1]	SD3 WP	Input	High
EIM EB3	F23	ALT5	GPI02[31]	SENSOR PWR EN	Output	High
EIM DA7	L25	ALT5	GPI03[7]	KP_LOCK	Input	High
EIM D26	E24	ALT5	GPI03[26]	TS_INT	Input	High
ENET RXDO	W21	ALT5	GPIO1[27]	UOK B	Input	Low
ENET RXD1	W22	ALT5	GPIO1[26]	RGMII INT	Input	High
ENET_TXD0	U20	ALT5	GPIO1[30]	DISPO WR	Output	High
ENET_TXD1	W20	ALT5	GPI01[29]	USB H1 PWR EN	Output	High
GPIO 2	Ti	ALT5	GPIO1[2]	USR DEF RED LED	Output	High
GPIO 9	T2	ALT6	GPIO1[9]	MICROPHONE DET	Input	Low
KEY ROW4	V5	ALT5	GPIO4[15]	SATA DEVSLP	Output	High
CSIO_DATA_EN	P3	ALT5	GPIO5[20]	PCIE WAKE B	Input	Low
The second second						

I2C1 Bus (1.8V)					
Peripheral	Bus Activity Level	Speed (kbps)	Addresses (hex)	Default Address (hex)	
CSI Bus Camera	Low	400	Write: 0x78	Write: 0x78	
Auido CODEC	Low	400	0x34, 0x36	0x34	
MMA 8451Q Accelerometer	Low	400	0x3A, 0x39	0x39	
I2C1_SDA = CSI0_DAT8					
12C1_SCL = CSI0_DAT9					

12C2 Bus (3.3V)					
Peripheral	Bus Activity Level	Speed (kbps)	Addresses (hex)	Default Address (hex)	
PF0100 PMIC	Low	400	0x08 - 0x0F	0x08	
MIPI Bus Camera	Low	400	0x3C	0x3C	
MIPI Bus Display	TBD	TBD	TBD	TBD	
HDMI EDID	Low	100	0x50	0x50	
LVDS0 EDID	Low	100	0x50	0x50	
LVDS0 TOUCH SCREEN	High	400	0x82	0x82	
RGB TFT LCD DISPLAY	TBD	TBD	TBD	TBD	
LCD TOUCH SCREEN	Low	400	0x68, 0x69, 0x6A, 0x6B	0x68	
I2C2_SDA = KEY_ROW3					

I2C3 Bus (3.3V)					
Peripheral	Bus Activity Level	Speed (kbps)	Addresses (hex)	Default Address (hex)	
LVDS1 EDID	Low	100	0x50	0x50	
LVDS1 TOUCH SCREEN	High	400	0x82	0x82	
PCIe EXP PORT	TBD	TBD	TBD	TBD	
EPDC DISPLAY CARD	Low	400	0x68, 0x69, 0x6A, 0x6B	0x68	
AMBIENT LIGHT SENSOR	Low	400	0x44	0x44	
DIGITAL eCOMPASS	Low	400	0x0E	0x0E	
BAROMETER	Low	400	0x60	0x60	
	_	SDA = GPIO SCL = GPIO	_		

12C2 SCL = KEY COL3



## HISTORY OF TEMPORARY DEVIATIONS

### TDA 4100

1. Digital microphone ANALOG DEVICES ADMP421 was used in place of WOLFSON WM7230 due to supply shortage. Affects U500 and U520.

#### TDA 4112

Replaced TDA 4100

1. Digital microphone ANALOG DEVICES ADMP421
was used in place of WOLFSON WM7230 due to
supply shortage. Affects U500 and U520.

2. Q512 was depopulated due to schematic mistake.
Removes battery charge from USB option.

3. Depopulate R30 on MCIMX6DL-SD boards only.
i.MX6DL Processor configured for Smart PMIC mode.
Not compatible with board design. Removes SW
ability to shutdown the board.

### TDA 4136

1. Solder a 0402 2.2M Ohm resistor across pins of C55. Some i.MX6Q Processors require this resistor to stabalize the 24MHz crystal circuit, in order to start up within the required time interval.

### TDA 4221 (6DL) / TDA 4222 (6Q)

- 1. Schematic revision B3 changed DDR3 memory to MT41K128M16JT-125:K. Due to unavailability of new part, this TDA autorizes the continued use of MT41J128M16HA-15.
- 2. Change C540 to 1.0uF capacitor.
- 3. Change resistors R183 and R189 to 2.37K  $\mbox{Ohm}$  resistors.

### TDA 4275

- 1. Remove buffers U500 and U520 from digital Microphone data signal. Replace with hand wire mod.
- 2. Add WDOG\_B reset capability (UX1, RX2, CX1).
- 3. Add diode DX1 to  $\mathtt{EIM\_D19}$  to allow GPIO sense of power button press.
- 4. Change RESET button press to connect to PMIC PWRON pin. RESET press now causes global reset.
- 5. Add 10K pull down resistor RX3 to SDCKEO pin.
  6. Depopulate Resistors R174 and R176 to disconnect LVDSO EDID from I2C2 communications channel.
- 7. Populate Battery Conector Header CON3.
- 8. Populate SIM Card Connector CON1.
- 9. Remove U1 from BOM (in preparation for next revision MX 6 silicon).
- 10. On MCIMX6DL-SDP boards, populate resistor R30 with 1K Ohm resistor.

### TDA 4425

- 1. Depopulate ferrite beads L10 and L17.
- 2. Populate ferrite beads L25 and L26 (wih Murata BLM18PG121SH1).

### TDA 4502

1. Change R17, R21, R25, R27, R68, R85, R582, and R660 to 0.5% resistors due to parts availability.

### TDA 4516

1. Change R17, R21, R25, R27, R68, R85, R582, and R660 to 1.0% resistors due to parts availability.

### TDA 4538

1. U8 PMIC was installed without F0 programming (U8 not stamped F0). TDA is to program part in place.

## CHANGE REVISION DEFECT TRACKING

REV:	Change:	Reference Defect Number:
B4	Removed buffers U500 and U520 from digital microphone data outputs.	ENGR00181056
		ENGR00211969
В4	The Battery Charge Done LED is disconnected and R522 is depopulated. New	ENGR00211943
	parts RX2, CX1 and UX1 are added. Traces show required hand modifications.	
В4	Optional Power On Circuit has been disabled and U511 and R578 are now	ENGR00181039
	DNP. A new Diode DX1 has been added to allow EIM_D29 to sense a button	ENGR00211948
В4	RESET button SW2 now connects to The PWRON pin of The PMIC.	ENGR00211979
В4	Added 10K pull down resistor RX3 to SDCKE0 trace.	ENGR00211962
В4	SIM Card Connector CON1 is now populated by default.	ENGR00224087
В4	Battery Connector Header CON3 is now populated by default.	ENGR00224089
В4	Changed resistors R174 and R176 and to depopulated by default. LVDS0 EDID	ENGR00211965
	will not be connected to I2C2 channel unless needed.	
В4	Replaced digital microphones with Analog Devices ADMP421.	ENGR00211964
B4	Disabled USR DEF GRN LED circuit. Configured GPIO 1 for WDOG B output.	ENGR00211973
C C	Q512 is Changed to populated.	ENGR00211943
С	Optional Start Up Circuit has been modified.	ENGR00181039
С	PMIC Programming Micro-Processor is removed.	ENGR00224090
С	Add DNP Input to U13 buffer for USB_OTG_PWR_EN. Buffer now powered	ENGR00319341
	from GEN 3V3.	
С	FA_ANA and VDD_FA signals now connected to ground.	ENGR00213511
С	Added resistor options to EIM DA7 trace to EPD connector.	ENGR00181054
	Traded resistor options to Emi_5/// trade to Er 5 commetter.	ENGR00211953
С	Connected EIM DA9 to EPDC Connector J508 to supply SDCE5 if needed.	ENGR00213510
C	Optional LDO U9 is now depopulated.	ENGR00224091
С	Added Connector J13 to support BT from SDIO Card. Connector is isolated by	ENGR00181035
-	DNP resistors on Rev C boards.	ENGR00211946
С	Added GPIO control of Battery Charge Enable pins.	ENGR00217643
C	Changed C594 to 0.22uF, changed C31 to 47uF, added C555 as second 22uF	ENGR00224093
	capacitor in parallel with C546, changed C561, C562, C586 and C596 to 0.47uF.	
	Changes made per recommendation of MMPF0100NPEP team.	
С	Added additional 47uF bulk capacitor C769 to SD2 socket VDD supply.	ENGR00224094
С	Added option to route HDMI DDC comms seperate from I2C2 comms channel.	ENGR00215026
С	C597 populated to provide de-bounce to RESET circuit.	ENGR00224095
С	Depopulated C68, C612. Populated C682, C716 closer to pins.	ENGR00224096
С	Depopulated C39, C606, C607, C608, C609, C610, C673 and C681.	ENGR00224097
С	Added DNP R302 to provide alternate 5V supply path to USB H1 VBUS.	ENGR00224098
С	Added DNP R632 to provide alternate gating of PMIC 5V source (tied to	ENGR00224098
C	VDDSOC).	ENGN00224030
С	Added DNP L25 and L26 to provide alternate 2.8V supply path to camera	ENGR00224099
C	modules.	LIVON00224033
С	Added TP31, TP32, TP509, and TP510 to bring out third data lane for both LVDS0	ENGR00214325
C	and LVDS1.	ENGR00214523 ENGR00214502
С	Change blocking capacitors C6 and C7 to Zero Ohm resistors R307 and R308.	ENGR00214302 ENGR00226040
C	PCIe specification requires blocking capacitors to be on transmit side of	LINGINUU220040
C2	Depopulate L10 and L17. Move Ferrite beads to L25 and L26	ENGR00231769
C3	Changed R97 and R106 pull up resistors to 4.7K to reduce current on VSNVS	ENGR00231769 ENGR00237171
C3	Changed R19 to 10K pull up resistors to 4.7K to reduce current on VSNVS  Changed R19 to 10K pull up resistor to prevent WDOG reset during POR.	ENGR00237171 ENGR00234394
C3	Added note to BlueTooth connector that RXD and TXD traces are crossed.	ENGR00239363

