
Figure P1 shows the logic diagram and the corresponding description for a synchronous sequential circuit.



```
module main(G0,G1,G2,G3,G17);
input G0;
input G1;
input G2;
input G3;
output G17;
        G5,G6,G7,G14,G8,G12,
wire
        G15,G16,G13,G9,G11,G10;
                 XG1
        dff1
                          (G5,G10);
                 XG2
        dff1
                          (G6,G11);
        dff1
                 XG3
                          (G7,G13);
        not
                 XG4
                          (G14,G0);
                          (G8,G6,G14);
                 XG5
        and
                 XG6
                          (G12,G7,G1);
        nor
        or
                 XG7
                          (G15,G8,G12);
                 XG8
                          (G16,G8,G3);
        or
        nor
                 XG9
                          (G13,G12,G2);
                          (G9,G15,G16);
                 XG10
        nand
        nor
                 XG11
                          (G11,G9,G5);
        nor
                 XG12
                          (G10,G11,G14);
                 XG13
                          (G17,G11);
        not
```

endmodule

(b) Circuit description

Figure P1: ISCAS s27 benchmark circuit

The ISCAS benchmark circuit description, shown in **Figure P1** (b), consists of set of lines. Every line describes how one logic gate is interconnected with other gates. For example, line 'G5 = DFF (G10)' indicates the existence of a D-type Flip-flop with output G5 (connected to the state line q) and input G10 (connected to d). In this description INPUT (G1)/OUTPUT (G17); indicates that line G1 is a primary input/line G17 is a primary output.

- a) Write a computer program that reads in the ISCAS circuit description and stores it in the data structure shown in Figure P2.
- b) Declare a 'level' for every gate in the circuit. The gate 'level' indicates the distance of that gate from primary inputs or pseudo inputs (D flip-flop Q's). Initially, the level of primary inputs and DFF flip-flops are set to zero. Gates 'level' for other gates are set to a negative value indicating uninitialized 'level'. A gate 'level' is assigned a positive number 'n' if all gate 'level' in the fanin list are positive. The value assigned to n is the max (fanin 'level') plus 1. The process of assigning level to gate is repeated until all gate 'level' are assigned. The algorithm for assigning level is shown in the next page.

```
Gate record{
    string
                 GateName;
    int
                 GateType;
    int
                 Level;
    boolean
                  output;
    integer
                  Number;
    List
                  fanout;
    List
                  fanin;
    Gate record next;
List{
    Gate_record g;
    List next;
         Figure P2: Data record
```

- c) Your program should prints the following:
 - 1. The total number of gates stored including buffers.
 - 2. For every 'level' n print the number of gates assigned level n.
 - 3. Print a listing of the final stored circuit

```
max;
int Max_count = 10000;
        boolean gate marked(gate){
                 max = -1;
                 For (l=gate.fanin; l; l = l \rightarrow next)
                          e = 1->g;
                          if (e.level < 0)
                                   return false;
                          if( max < e.level ) max = level;
                 return true;
        insert fanout( gate, list){
                 for(l=gate.fanout; l!=NULL; l=l\rightarrow next){
                          e = 1 \rightarrow g;
                          if (e.level < 0)
                                   temp = l->next;
                                   l \rightarrow next = list;
                                   list = 1;
                                   1 = \text{temp};
                          }
        boolean assign level(list of inputs, list of DFF){
                 ListNext = NULL;
                 For (l=list of inputs; l!=NULL; l=l\rightarrow next){
                          1->g.level = 0;
                          insert fanout(l->g, ListNext);
                 For (l=list of DFF; l!=NULL; l=l\rightarrow next){
                          1->g.level = 0;
                          insert fanout(l->g, ListNext);
                 While (ListNext != NULL && Counter < Max_count) {
                          List = ListNext;
                                                     ListNext = 0;
                          While (List!= NULL){
                                   If (gate marked (List->g)) {
                                            List\rightarrowg.level = max;
                                            insert fanout(List->g,ListNext);
                                            List=List->next;
                                   } else {
                                            temp = List \rightarrow next;
                                            List \rightarrow next = ListNext;
                                            ListNext = List;
                                            List = temp;
                          Counter = Counter + 1;
                 If (Counter >= Max_count) {
                          Print "Asynchronous Feedback"; return False;
                 return True;
         }
```

int

Part2: Use the intermediate file format discussed in class to complete this assignment. The intermediate file consists of lines where each line represents a gate in the circuit. The format of each line in the file in shown below:

```
GateType Output GateLevel #faninN fin1 fin2 ... finN #fanoutM fout1 fout2 ... foutM GateName
```

- (b) Use 3-valued logic { 0, 1, X } to create a two inputs lookup tables for the following gates AND, OR, XOR, and NOT. Gates with more than two inputs can be evaluated by repeated evaluation using the two inputs table lookup.
- (c) Add to every gate structure a pointer 'NEXT' and set that pointer initially to zero. This pointer should be used to schedule the corresponding gate. Create a dummy gate structure and keep a pointer to it in variable 'dummy gate'.
- (d) Create an array 'levels[max_level]'; Each array location contain the value of a location in the gate array. Initially, all locations are set to dummy_gate. of size 'max level'.
- (e) Use 3-valued logic {0, 1, X} to create two inputs lookup tables for the following gates AND, OR, XOR, and NOT. Gates with more than two inputs can be evaluated by more than one table lookup.
- (f) To schedule events due to a change of the state of gate i:
 - a. For each gate f in the fanout list of gate i, if the field 'NEXT' of gate f is zero, then insert f at the head of the list at the corresponding level in levels array. Otherwise, no action is needed (schedule_fanout(gaten) in **Figure P3**).
- (g) Implement the algorithm shown in Figure P1. In this algorithm, Flip-Flop do not need to be scheduled:

```
while() {
      print logic values at PI, PO, and States
      read inputs and schedule fanouts of changed inputs.
      load next state and schedule fanout.
      i = 0.
      while( i < max level) {
        gaten = levels[i];
        while( gaten != dummy gate ) {
              new state = evaluate( gaten);
              if( new state != gate[gaten].state ) {
                     gate[gaten].state = new state;
                     schedule fanout( gaten );
              tempn = gaten;
              gaten = gate[gaten].NEXT;
              gate[tempn].NEXT = 0;
        levels[i] = gaten;
        i = i + 1;
```

Figure P3: Simulation Flow

Implement the 'evaluate' routine using the two techniques discussed in class:

d) Input scanning:

```
Controlling value 'c' and inversion 'i'

C i

AND 0 0

OR 1 0

NAN 0 1

D

NOR 1 1
```

```
\begin{array}{l} \textbf{evaluate}(Gn) \{\\ & \text{Uvalue} = FALSE \\ & \textbf{for}(i=0; i < gate[Gn].nfanin; i=i+1) \{\\ & \text{V} = gate [ \ gate[Gn].fanin[i] \ ].state; \\ & \textbf{if}(\ V = c\ ) \ \textbf{return}(\ c \otimes i) \\ & \textbf{if}(\ V = X) \ Uvalue = TRUE; \\ & \} \\ & \textbf{if}(\ Uvalue\ ) \ \textbf{return} \ X; \ \textbf{else} \ \textbf{return} \ \acute{c} \otimes i; \\ & \} \end{array}
```

e) Table lookup:

```
evaluate(Gn){
    state_fanin0 = gate[ gate[Gn].fanin[0] ].state ;
    gate_type = gate[Gn].gtype;
    if gate_type == INV then return Inv_table[ state_fanin0 ];
    if gate_type == BUF then return state_fanin0;
    state_fanin1 = gate[ gate[Gn].fanin[1] ].state ;
    v = Table[gate_type][ state_fanin0 ][ state_fanin1 ]
    nfanin = gate[Gn].nfanin;
    for( i = 2; i < nfanin; i++) {
        state_fanin0 = gate[ gate[Gn].fanin[i] ].state;
        v = Table[gate[Gn].gate_type][ state_fanin0 ][ v ];
    }
    If( gate[Gn].i ) return (Inv_table[v]; else return ( v );
}</pre>
```

f) Record the CPU time your program requires to run both examples circuit posted on the website using the input scanning and table-lookup. Compare the two techniques.

```
Here is an input/output for s27 (4 represent unknown.)
       input file for s27: GO, G1, G2, G3
                0000
                0010
                0100
                1000
                1111
       output file: 4 represents undefined
                       :0000 // GO, G1, G2, G3
                INPUT
                STATE
                        :444 // G5, G6, G7
                              // G17
                OUTPUT :4
                INPUT
                        :0010
                STATE
                        :044
                OUTPUT :4
                INPUT
                        :0100
                STATE
                        :040
                OUTPUT :4
                        :1000
                INPUT
                STATE
                        :041
                OUTPUT :1
```

INPUT

STATE

OUTPUT :1

:1111

:101