


**Figure P1** shows the logic diagram and the corresponding description for a synchronous sequential circuit.



(a) Diagram

```

module main(G0,G1,G2,G3,G17);
input G0;
input G1;
input G2;
input G3;

output G17;
wire G5,G6,G7,G14,G8,G12,
      G15,G16,G13,G9,G11,G10;

dff1 XG1 (G5,G10);
dff1 XG2 (G6,G11);
dff1 XG3 (G7,G13);
not XG4 (G14,G0);
and XG5 (G8,G6,G14);
nor XG6 (G12,G7,G1);
or XG7 (G15,G8,G12);
or XG8 (G16,G8,G3);
nor XG9 (G13,G12,G2);
nand XG10 (G9,G15,G16);
nor XG11 (G11,G9,G5);
nor XG12 (G10,G11,G14);
not XG13 (G17,G11);

endmodule

```

(b) Circuit description

**Figure P1: ISCAS s27 benchmark circuit**

The ISCAS benchmark circuit description, shown in **Figure P1** (b), consists of set of lines. Every line describes how one logic gate is interconnected with other gates. For example, line 'G5 = DFF (G10)' indicates the existence of a D-type Flip-flop with output G5 (connected to the state line q) and input G10 (connected to d). In this description INPUT (G1)/OUTPUT (G17); indicates that line G1 is a primary input/line G17 is a primary output.

- Write a computer program that reads in the ISCAS circuit description and stores it in the data structure shown in **Figure P2**.
- Declare a 'level' for every gate in the circuit. The gate 'level' indicates the distance of that gate from primary inputs or pseudo inputs (D flip-flop Q's). Initially, the level of primary inputs and DFF flip-flops are set to zero. Gates 'level' for other gates are set to a negative value indicating uninitialized 'level'. A gate 'level' is assigned a positive number 'n' if all gate 'level' in the fanin list are positive. The value assigned to n is the max (fanin 'level') plus 1. The process of assigning level to gate is repeated until all gate 'level' are assigned. The algorithm for assigning level is shown in the next page.

```

Gate_record{
    string    GateName;
    int       GateType;
    int       Level;
    boolean   output;
    integer   Number;
    List      fanout;
    List      fanin;
    Gate_record next;
}

List{
    Gate_record g;
    List next;
}

```

**Figure P2: Data record**

- Your program should prints the following:
  - The total number of gates stored including buffers.
  - For every 'level' n print the number of gates assigned level n.
  - Print a listing of the final stored circuit

```

int      max;
int Max_count = 10000;

boolean gate_marked(gate){
    max = -1;
    For (l=gate.fanin; l; l=l→next){
        e = l→g;
        if( e.level < 0 )
            return false;
        if( max < e.level ) max = level;
    }
    return true;
}

insert_fanout( gate, list){
    for(l=gate.fanout; l!= NULL; l=l→next){
        e = l→g;
        if( e.level < 0 ){
            temp = l→next;
            l→next = list;
            list = l;
            l = temp;
        }
    }
}

boolean assign_level( list_of_inputs,list_of_DFF){
    ListNext = NULL;
    For (l=list_of_inputs;l!=NULL; l=l→next){
        l→g.level = 0;
        insert_fanout(l→g, ListNext);
    }
    For (l=list_of_DFF;l!=NULL; l=l→next){
        l→g.level = 0;
        insert_fanout(l→g, ListNext);
    }
    While ( ListNext != NULL && Counter < Max_count){
        List = ListNext;      ListNext = 0;
        While ( List != NULL ){
            If (gate_marked (List→g)) {
                List→g.level = max;
                insert_fanout(List→g,ListNext);
                List=List→next;
            } else {
                temp = List→next;
                List→next = ListNext;
                ListNext = List;
                List = temp;
            }
        }
        Counter = Counter + 1;
    }
    If (Counter >= Max_count) {
        Print  "Asynchronous Feedback"; return False;
    }
    return True;
}

```

Part2: Use the intermediate file format discussed in class to complete this assignment. The intermediate file consists of lines where each line represents a gate in the circuit. The format of each line in the file is shown below:

GateType	Output	GateLevel	#faninN	fin1	fin2	...	finN	#fanoutM	fout1	fout2	...	foutM	GateName
----------	--------	-----------	---------	------	------	-----	------	----------	-------	-------	-----	-------	----------

- (b) Use 3-valued logic { 0, 1, X } to create a two inputs lookup tables for the following gates AND, OR, XOR, and NOT. Gates with more than two inputs can be evaluated by repeated evaluation using the two inputs table lookup.
- (c) Add to every gate structure a pointer 'NEXT' and set that pointer initially to zero. This pointer should be used to schedule the corresponding gate. Create a dummy gate structure and keep a pointer to it in variable 'dummy\_gate'.
- (d) Create an array 'levels[max\_level]'; Each array location contain the value of a location in the gate array. Initially, all locations are set to dummy\_gate. of size 'max level'.
- (e) Use 3-valued logic {0, 1, X} to create two inputs lookup tables for the following gates AND, OR, XOR, and NOT. Gates with more than two inputs can be evaluated by more than one table lookup.
- (f) To schedule events due to a change of the state of gate i:
  - a. For each gate f in the fanout list of gate i, if the field 'NEXT' of gate f is zero, then insert f at the head of the list at the corresponding level in levels array. Otherwise, no action is needed (schedule\_fanout(gaten) in **Figure P3**).
- (g) Implement the algorithm shown in Figure P1. In this algorithm, Flip-Flop do not need to be scheduled:

```

while() {
    print logic values at PI, PO, and States
    read inputs and schedule fanouts of changed inputs.
    load next state and schedule fanout.
    i = 0;
    while( i < max level) {
        gaten = levels[i];
        while( gaten != dummy_gate ) {
            new_state = evaluate( gaten);
            if( new_state != gate[gaten].state ) {
                gate[gaten].state = new_state ;
                schedule_fanout( gaten );
            }
            tempn = gaten ;
            gaten = gate[gaten].NEXT ;
            gate[tempn].NEXT = 0 ;
        }
        levels[i] = gaten ;
        i = i + 1 ;
    }
}

```

**Figure P3:** Simulation Flow

Implement the 'evaluate' routine using the two techniques discussed in class:

d) Input scanning:

Controlling value 'c' and inversion 'i'		
	c	i
AND	0	0
OR	1	0
NAN	0	1
D		
NOR	1	1

```
evaluate(Gn){
    Uvalue = FALSE
    for(i=0; i<gate[Gn].nfanin;i=i+1){
        V = gate [ gate[Gn].fanin[i] ].state;
        if( V = c ) return( c  $\otimes$  i)
        if( V = X) Uvalue = TRUE;
    }
    if( Uvalue ) return X; else return  $\acute{c} \otimes i$ ;
}
```

e) Table lookup:

```
evaluate(Gn){
    state_fanin0 = gate[ gate[Gn].fanin[0] ].state ;
    gate_type = gate[Gn].gtype;
    if gate_type == INV then return Inv_table[ state_fanin0 ] ;
    if gate_type == BUF then return state_fanin0 ;
    state_fanin1 = gate[ gate[Gn].fanin[1] ].state ;
    v = Table[gate_type][ state_fanin0 ][ state_fanin1 ]
    nfanin = gate[Gn].nfanin;
    for( i = 2; i < nfanin ; i++) {
        state_fanin0 = gate[ gate[Gn].fanin[i] ].state ;
        v = Table[gate[Gn].gate_type][ state_fanin0 ][ v ] ;
    }
    If( gate[Gn].i ) return (Inv_table[v]; else return ( v ) ;
}
```

f) Record the CPU time your program requires to run both examples circuit posted on the website using the input scanning and table-lookup. Compare the two techniques.

Here is an input/output for s27 (4 represent unknown.)

input file for s27: G0, G1, G2, G3

0000  
0010  
0100  
1000  
1111

output file: 4 represents undefined

INPUT :0000 // G0, G1, G2, G3  
STATE :444 // G5, G6, G7  
OUTPUT :4 // G17

INPUT :0010  
STATE :044  
OUTPUT :4

INPUT :0100  
STATE :040  
OUTPUT :4

INPUT :1000  
STATE :041  
OUTPUT :1

INPUT :1111  
STATE :101  
OUTPUT :1