University of Illinois at Urbana-Champaign Dept. of Electrical and Computer Engineering

ECE 120: Introduction to Computing

Memory

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.

Let's Name Some Groups of Bits

I need your help.

The computer we're going to design has a lot of places to store bits.

Each place stores 32 bits.

We need names for the places.

I came up with A, B, and C.

Any ideas? D? E? F?

Those are perfect! You're really good at this!

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.

We Just Need a Few More

Let's see. That's 6.

We need 65,536.

So ... 65,530 more.

Please get out a sheet of paper.

I'd like each of you to come up with 1,000 names.

Be sure not to use the same names as anyone else.

Anyone have a better idea?

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.

slide 3

You Want to Use What as Names?!

Bits?

Really?

Well, ok.

So ... 16-bit names for 65,536 places?

Kind of boring, no?

At least we save some paper!

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.

Let's Build a Circuit to Manage Our Bits

If we use bits for names,

- we can probably **build a circuit**
- that lets us **read and write the bits** stored in each place.

Let's call one of our "names" an address.

So we have $65,536 = 2^{16}$ addresses.

At each address, we have 32 bits, which we call the **addressability**.

ECE 120: Introduction to Computing

© 2016 Staven S. Lumette. All rights reserved

122. 5

slide 7

Protocol for Reading and Writing Bits

When we want to **read** the bits at an address:

- Tell the circuit the address we want, ADDR
- Then wait for bits to come out. **DATA-OUT**

When we want to **write** bits to an address:

- Tell the circuit the address we want, ADDR
- And give the circuit the new bits. DATA-IN

And we need to tell the circuit whether we want to read or write (write enable).

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved

A Symbol for Our Memory Circuit

Here's how we might draw the interface to our circuit.

Let's call it a **memory**.

The memory shown has

- $\circ 2^k$ addresses,
- a **k-bit ADDR** input to specify an address,
- N-bit addressability,
- · N-bit inputs and outputs for data, and
- a WE (write enable) input.

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.

DATA-IN
ADDR
WE 2^k x N
CS memory
DATA-OUT

Memory Chips Often Have a Chip Select Signal

CS means "chip select."

If CS = 1, the memory reads or write (as specified by WE: WE = 1 for a write, and WE = 0 for a read).

If CS = 0, the memory does nothing.

CS is used to choose amongst multiple chips.

DATA-IN
ADDR
WE 2k x N
CS memory
DATA-OUT

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.

Properties of Memory Discussed in ECE120

The memory that we discuss in our class is called **Random Access Memory**, or **RAM**.

"Random access" means that

- addresses can be read/written (accessed) in any order, and
- the time required to read/write an address does not depend (much) on the address.

We consider only volatile forms of RAM, which lose their bits if electrical power is turned off.

ECE 120: Introduction to Computing

© 2016 Staven S. Lumetta. All rights reserved

1:1 0

RAM Divides into Two Main Types: SRAM and DRAM

Static RAM (SRAM)

- uses a **two-inverter loop** to store a bit
- · retains bit indefinitely while powered

Dynamic RAM (DRAM)

- uses a **capacitor** to store a bit
- loses bit over time (even with electricity!),
- so must be refreshed (rewritten) periodically.

Both types are volatile. In other words, both lose their bits when powered off.

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.

What's the Difference Between SRAM and DRAM?

SRAM is

- faster, and
- uses the **same** semiconductor **process** as logic,
- but is much less dense.

DRAM is

- slower (refresh also interferes with use), and
- uses a **separate process** (different chips!)*,
- but is **much more dense** (more bits/chip area).

*IBM has hybrid processes, and the industry is investigating 3D die-stacking, which allows mixing semiconductor processes.

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.

slide 11

What's in Real Systems? Usually Both SRAM and DRAM.

SRAM is prevalent on chip for small, fast memory close to the processor(s), such as caches.

DRAM is almost always used for main memory.

If your desktop/laptop has 16GB of memory, that's DRAM.

Many systems also have **non-volatile memory**: Flash/SSD, magnetic storage/hard drives, and/or optical storage/DVD drives.

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.

What Do You Need to Know?

How to use memory: the interface that we developed a few slides back.

The various **terms** that we just introduced.

A little bit about how memories are built (SRAM and DRAM cells, use of decoders to select cells, coincident selection).

How to build bigger memories out of smaller ones (bigger can mean more addresses or wider addressability, or both).

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.

. 1. 10

What Don't You Need to Know?

The real circuits that perform reads and writes through the bit lines. These analog circuits are beyond ECE120.*

Details of DRAM operation (see Section 3.6.4* for a brief introduction).

*In next week's discussion, you'll see some digital approximations to these circuits with similar logical behavior.

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.

The SRAM Cell Stores One Bit Using a Dual-Inverter Loop

Here's an **SRAM** cell. You probably recognize the part in the middle, which **stores** the **bit**.

SELECT BIT

Two n-type MOSFETs BIT connect the two

inverters to the bit lines (**BIT** and **BIT**').

When **SELECT = 1**, the bit is connected to the bit lines.

When **SELECT** = $\mathbf{0}$, this cell is disconnected.


ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.

slide 15

To write the bit,

- bit lines are held at opposite values,
- forcing the inverters to store the bit.





This design does something we told you never to do... wire together outputs!


Changing a bit means short circuits, so these analog systems must be designed carefully!


ECE 120: Introduction to Computing


© 2016 Steven S. Lumetta. All rights reserved.






















How Do We Know When a Read has Finished? Two approaches: • the memory designer specifies a minimum wait time (in the datasheet) for a read to complete, or • the memory raises an output (called R in Patt and Patel) to indicate that it is Ready for another operation. You may also hear about Synchronous DRAM (SDRAM), which clocks the interface between memory and the processor to speed up moving bits around. The cells are still unclocked.






































© 2016 Steven S. Lumetta. All rights reserved

Tri-State Buffers Can Implement a Distributed Mux

Using tri-state buffers, we can instead

- gate each output with tri-state buffers
- (4N buffers, 4 wires to carry EN signals),
- connect all outputs with N wires.

We call these N wires a bus.

The 4 EN wires ensure that only one of the four groups of outputs is written to the N wires.

In other words, they act as a distributed mux.

The LC-3 computer datapath in Patt & Patel uses a bus to move data from component to component.

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.

slide 39

Tri-State Buffers also Allow Us to Reuse Wires

For our memory design,

ECE 120: Introduction to Computing

- $\circ\,\textbf{DATA-OUT}$ is gated with tri-state buffers,
- \circ so these lines float whenever CS = 0 or WE = 1.

In real memory chips, the same pins (wires) can be used for DATA-IN and DATA-OUT.

For writes, the pins accept bits to store.

For **reads**, the tri-state buffers write the bits from the memory cells onto the pins.

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.

Building a Memory with More Addresses

Given two $2^k \times N$ -bit memories, how can we construct a $2^{k+1} \times N$ -bit memory?


That is, twice as many addresses?

Notice that each $2^k \times N$ -bit memory contains $2^k \times N$ memory cells, so two such memories contain $2^{k+1}N$ cells.

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved

Jul 41



Building a Memory with Wider Addressability

Given two $2^k \times N$ -bit memories, how can we construct a $2^k \times (2N)$ -bit memory?

That is, twice as many bits at each address?

Notice again that each $2^k \times N$ -bit memory contains $2^k \times N$ memory cells, so two such memories contain $2^k (2N)$ cells.

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.

