University of Illinois at Urbana-Champaign Dept. of Electrical and Computer Engineering

ECE 120: Introduction to Computing

The LC-3 Instruction Set Architecture

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.

14. 4

# The LC-3 ISA Has Three Kinds of Opcodes

The LC-3 ISA has three kinds of opcodes:

- 1. operations (with the ALU)
- 2. data movement (registers to/from memory)
- **3. control flow** (conditionally change the PC)

Let's look at each kind in turn.

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.

## The LC-3 Supports Three Operate Instructions

The LC-3 ALU is capable of **three operations**.

The ISA includes one opcode for each operation: ADD, AND, and NOT.

Each operation uses


- one source register and
- one destination register.


The second operand (for ADD and AND only) allows a choice of addressing modes:


- register (another register) or
- immediate (a number stored
- in the instruction).


ECE 120: Introduction to Computing


© 2016 Steven S. Lumetta. All rights reserved.























### What Purpose Does Indirect Mode Serve?

Primarily to make you realize that

- the bits at a memory address
- · can **point to** a memory address.


The concept of a **pointer** 

- (just another word for a memory address)
- is critical for understanding more complex representations in many programming languages (such as C).

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved

1:1 14



#### Base + Offset Mode Enables Wider Memory Access

PC-relative and indirect addressing


- · can only generate
- o addresses within a 9-bit offset
- of the instruction address (-256 to +255)
- (Indirect addressing can access any location, but the address has to be stored near the LDI/STI.)


Base+Offset enables access to any address by using another register.


But how do we get an address into a register?


ECE 120: Introduction to Computing


© 2016 Steven S. Lumetta. All rights reserved.











## Control Flow Instructions Conditionally Change PC

After executing an instruction at address A, the LC-3 next executes the instruction at address A + 1, then A + 2, and so forth.

So far, we have seen **operations** and **data movement** instructions.

But how can we do things like if statements and loops?

We need another kind of instruction to manage **control flow**.

Control flow instructions conditionally change the PC.

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved

1:1 00

#### LC-3 ISA Provides Three Condition Codes: N, Z, and P

The LC-3 maintains three 1-bit registers called condition codes.

These are based on the **last value written to** the register file (by operations or by loads).

N: the last value was **negative** 

Z: the last value was zero

**P**: the last value was **positive** 

Obviously, **exactly one of these three bits is 1** in any cycle.

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.

#### Conditional Branch BR\* Conditionally Changes PC

Let's start with conditional branch, BR.

0 0 0 0 0 n z p PCoffset9

BEN: PC ← PC + SEXT16(PCoffset9)

The calculation of **BEN**, the **branch enable condition**, is specified in the opcode's name.

For example, **BRnp** has the **n** and **p** bits set in the instruction, while the **z** bit is zero.

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.

slide 24

#### Calculation of the Branch Enable Condition

15 12 11 9 8 0 0 0 0 0 n z p PCoffset9

BEN: PC  $\leftarrow$  PC + SEXT16(PCoffset9)

The **BEN** condition is calculated

- in the **DECODE** state
- · based on instruction bits n, z, p and
- condition codes N, Z, and P:

 $BEN \leftarrow nN + zZ + pP$ 

ECE 120: Introduction to Computing

 $\ensuremath{\mathbb{C}}$  2016 Steven S. Lumetta. All rights reserved.

## **Examples of Branch Condition Names**

Let's consider a few examples...

BRnz branch if not positive

BRnzp branch always


BRnp branch if not zero

Note: by convention, **BR** means **BRnzp** (unconditional branch), not "do nothing."

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved

1:1 00



## JMP Instruction Copies Any Register to the PC

Branch target addresses are limited.

The **BR** instruction only has a **9-bit offset**:

- PC is the BR address + 1, and
- add another -256 to +255.

What if we want to change **PC** to something farther from the current instruction?


Use a JMP (jump) instruction!\* The RTL is

PC ← BaseR

\*Look up the encoding if you need it.

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.



TRAP vec#	mnemonic	effect	
<b>x</b> 20	GETC	read one ASCII character from keyboard into R0	
x21	OUT	write one ASCII character from R0 to display	
<b>x</b> 25	HALT	end program (return control to the "operating system")	

## Do NOT Use R7 in Your ECE120 LC-3 Programs

#### Obviously,

- if you invoke the **GETC** trap,
- whatever bits were in R0 are lost.

#### Not so obviously,

- any **TRAP** will change **R7**.
- Do NOT use R7 for our class.

(Again, see Ch. 8 and 9 of Patt and Patel if you want to know why before ECE220.)

ECE 120: Introduction to Computing

 $\ensuremath{\mathbb{C}}$  2016 Steven S. Lumetta. All rights reserved.

lide 31