University of Illinois at Urbana-Champaign Dept. of Electrical and Computer Engineering

ECE 120: Introduction to Computing

Instruction Processing

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.

The Control Unit Executes Instructions on the Datapath

You saw some examples of LC-3 instructions.

The FSM executes those instructions using the LC-3 datapath (through control signals).

But the datapath can only do so much!

Consider the memory:

- one **read** in a cycle, **OR**
- one write in a cycle, but NOT both!
- In fact, memory might take many cycles for one operation (remember the **R** signal)?

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.

How Can We Fetch and Perform a Load or a Store?

Now think back to the instructions.

The instructions are in memory.

We need to **use memory to fetch** each instruction.

You saw load and store instructions.

Each requires a memory operation.

What should we do?!

ECE 120: Introduction to Computing

 $\ensuremath{\mathbb{C}}$ 2016 Steven S. Lumetta. All rights reserved.

slide 3

Break Instruction Processing into Steps

Don't panic!

There's nothing new here.

For a peanut butter sandwich, we open the jar, then get the peanut butter out.

To open a car, we press once to unlock the driver's door, and a second time for the other doors.

We just need to break instruction processing into more than one step.

The FSM will use a separate state for each step.

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.

slide 4

Types of Activities for Processing Instructions What kinds of things do we need to do? 1. FETCH an instruction. always 2. DECODE it (look at the opcode). 3. EVALUATE ADDRESS to calculate the address of any memory access. 4. FETCH OPERANDS from the someregister file. times 5. EXECUTE the operation requested. 6. STORE RESULT back to the register file or to memory. ECE 120: Introduction to Computing © 2016 Steven S. Lumetta. All rights reserved

Focus on the Steps that are Always Needed

Don't worry too much about the categories.

Each instruction requires a specific set of steps for execution on a datapath.


What steps are required depends on the datapath.


We will look more carefully at the P&P datapath in a few weeks (see Notes Sec. 4.1).

For now, let's focus on the parts that always happen: FETCH and DECODE.

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.





Building Backwards from Our Goal: Instruction Bits in IR

So the last step in fetch is the following:

 $IR \leftarrow MDR$

and the previous step fills MDR.

In other words, we perform a **read** operation.

But what is the address for a read?

Memory must use the MAR. Thus...

 $MDR \leftarrow M[MAR]$

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.

Building Backwards from Our Goal: Instruction Bits in IR

Here's the end of our **FETCH** sequence:

state N: $MDR \leftarrow M[MAR]$

state N + 1: $IR \leftarrow MDR$

How do we set MAR?


Let's go back to the datapath.

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved

. .

Where is the next instruction? In the PC. So we need to copy PC to the MAR. How? We can do so across the bus.



Now We Have the Full FETCH Sequence

state 1: MAR \leftarrow PC, PC \leftarrow PC + 1

state 2: $MDR \leftarrow M[MAR]$

state 3: $IR \leftarrow MDR$


Remember that RTL actions happen in parallel, so the value of PC sent to MAR is the value before fetch.


But when the LC-3 executes an instruction, PC holds that instruction's address PLUS 1.


ECE 120: Introduction to Computing


© 2016 Steven S. Lumetta. All rights reserved


1:1 10












5+ States for Processing an Instruction on P&P's Datapath Instruction processing on P&P's LC-3 datapath thus requires the following for each instruction: state 1: MAR ← PC, PC ← PC + 1 state 2: MDR ← M[MAR] state 3: IR ← MDR state 4: DECODE (variable): execute the instruction

What's the relationship between FSM states and cycles? Each state requires at least one cycle. However, some states may have self-loops, allowing the FSM to stay in those states indefinitely. In particular, memory is slow relative to the processor. Memory access states, such as the second fetch state, typically require more than one cycle.



A Computer Simply Executes Instructions

After finishing any execution sequence, the FSM returns to the first FETCH state.

So the FSM does the following

- 1. Fetch an instruction.
- 2. Decode the instruction.
- 3. Execute the instruction.
- 4. Go back to Step #1.

Forever.

That's a computer!

A Closing Thought on the FSM

Think back to the start of class.

If I had asked you: how many bits do you need to control a computer?

Because I couldn't have asked, "How many bits of state do you need for the (high-level) FSM?

What would you have guessed?

For Patt and Patel's microarchitecture, the answer is 6 bits.

I think that's pretty amazing.