# **Application Notes ZACwire**TM Digital Output

### IST TSic<sup>™</sup> Temperature Sensor IC Application Notes – ZACwire<sup>™</sup> Digital Output

#### **CONTENTS**

1	TSIC'	<sup>™</sup> ZACWIRE <sup>™</sup> COMMUNICATION PROTOCOL	2
	1.1	TEMPERATURE TRANSMISSION PACKET FROM A TSIC <sup>™</sup>	2
	1.2	BIT ENCODING	3
	1.3	HOW TO READ A PACKET	3
	1.4	HOW TO READ A PACKET USING A μCONTROLLER	4
		HOW OFTEN DOES THE TSIC <sup>™</sup> TRANSMIT?	
	1.4.2	SOLUTIONS IF REAL TIME SYSTEM CANNOT TOLERATE THE TSIC $^{TM}$	
	INTER	RRUPTING THE μCONTROLLER	4
2	APPE	INDIX A: AN EXAMPLE OF PIC1 ASSEMBLY CODE FOR READING THE ZACWIRE $^{TM}$ .	5

# **Application Notes ZACwire**TM Digital Output

### 1 TSic<sup>™</sup> ZACwire<sup>™</sup> Communication Protocol

ZACwire<sup>TM</sup> is a single wire bi-directional communication protocol. The bit encoding is similar to Manchester in that clocking information is embedded into the signal (falling edges of the signal happen at regular periods). This allows the protocol to be largely insensitive to baud rate differences between the two ICs communicating.

In end-user applications, the  $\mathsf{TSic}^\mathsf{TM}$  will be transmitting temperature information, and another IC in the system (most likely a  $\mu\mathsf{Controller}$ ) will be reading the temperature data over the  $\mathsf{ZACwire}^\mathsf{TM}$ .

### 1.1 Temperature Transmission Packet from a $\mathsf{TSic}^{\mathsf{TM}}$

The TSic<sup>TM</sup> transmits 1-byte packets. These packets consist of a start bit, 8 data bits, and a parity bit. The nominal baud rate is 8kHz (125microsec bit window). The signal is normally high. When a transmission occurs, the start bit occurs first followed by the data bits (MSB first, LSB last). The packet ends with an even parity bit.



Figure 1.1 – ZACwire<sup>™</sup> Transmission Packet

The TSic<sup>TM</sup> provides temperature data with 11-bit resolution, and obviously these 11-bits of information cannot be conveyed in a single packet. A complete temperature transmission from the TSic<sup>TM</sup> consists of two packets. The first packet contains the most significant 3-bits of temperature information, and the second packet contains the least significant 8-bits of temperature information. There is a single bit window of high signal (stop bit) between the end of the first transmission and the start of the second transmission.




Figure 1.2 – Full ZACwire<sup>™</sup> Temperature Transmission from TSic<sup>™</sup>

# **Application Notes ZACwire**TM Digital Output


#### 1.2 Bit Encoding

The bit format is duty cycle encoded:

Start bit => 50% duty cycle used to set up strobe time

Logic 1 => 75% duty cycle

Logic 0 => 25% duty cycle



Perhaps the best way to show the bit encoding is with an oscilloscope trace of a ZACwireTM transmission. The following shows a single packet of 96Hex being transmitted. Because 96Hex is already even parity, the parity bit is zero.




Figure 1.3 – ZACwire™ Transmission

#### 1.3 How to Read a Packet

When the falling edge of the start bit occurs, measure the time until the rising edge of the start bit. This time (Tstrobe) is the strobe time. When the next falling edge occurs, wait for a time period equal to Tstrobe, and then sample the ZACwire signal. The data present on the signal at this time is the bit being transmitted. Because every bit starts with a falling edge, the sampling window is reset with every bit transmission. This means errors will not accrue for bits downstream from the start bit, as it would with a protocol such as RS232. It is recommended, however, that the sampling rate of the ZACwire signal when acquiring the start bit be at least 16x the nominal baud rate. Because the nominal baud rate is 8kHz, a 128kHz sampling rate is recommended when acquiring Tstrobe.

# **Application Notes ZACwire**TM Digital Output

#### 1.4 How to Read a Packet using a µController

It is best to connect the ZACwire signal to a pin of the  $\mu$ Controller that is capable of causing an interrupt on a falling edge. When the falling edge of the start bit occurs, it causes the  $\mu$ Controller to branch to its ISR. The ISR enters a counting loop incrementing a memory location (Tstrobe) until it sees a rise on the ZACwire signal. When Tstrobe has been acquired, the ISR can simply wait for the next 9 falling edges (8-data, 1-parity). After each falling edge, it waits for Tstrobe to expire and then sample the next bit.

The ZACwire<sup>TM</sup> line is driven by a strong CMOS push/pull driver. The parity bit is intended for use when the ZACwire<sup>TM</sup> is driving long (>2m) interconnects to the  $\mu$ Controller in a noisy environment. For systems in which the "noise environment is more friendly," the user can choose to have the  $\mu$ Controller ignore the parity bit.

In the appendix of this document is sample code for reading a TSic<sup>TM</sup> ZACwire<sup>TM</sup> transmission using a PIC16F627 μController.

#### 1.4.1 How Often Does the TSic<sup>™</sup> Transmit?

If the  $TSic^{TM}$  is being read via an ISR, how often is it interrupting the  $\mu Controller$  with data? The update rate of the  $TSic^{TM}$  can be programmed to one of 4 different settings: 250Hz, 10Hz, 1Hz, and 0.1Hz. Servicing a temperature-read ISR requires about 2.7ms. If the update rate of the  $TSic^{TM}$  is programmed to 250Hz, then the  $\mu Controller$  spends about 66% of its time reading the temperature transmissions. If, however, the update rate is programmed to something more reasonable like 1Hz, then the  $\Box Controller$  spends about 0.27% of its time reading the temperature transmissions.

### 1.4.2 Solutions if Real Time System Cannot Tolerate the TSic<sup>™</sup> Interrupting the µController


Some real time systems cannot tolerate the  $TSic^{TM}$  interrupting the  $\mu Controller$ . The  $\mu Controller$  must initiate the temperature read. This can be accomplished by using another pin of the  $\mu Controller$  to supply VDD to the  $TSic^{TM}$ . The  $TSic^{TM}$  will transmit its first temperature reading approximately 65-85ms after power up. When the  $\mu Controller$  wants to read the temperature, it first powers the  $TSic^{TM}$  using one of its port pins. It will receive a temperature transmission approximately 65 to 85ms later. If during that 85ms, a higher priority interrupt occurs, the  $\mu Controller$  can simply power down the  $TSic^{TM}$  to ensure it will not cause an interrupt or be in the middle of a transmission when the high priority ISR finishes. This method of powering the  $TSic^{TM}$  has the additional benefit of acting like a power down mode and reducing the quiescent current from a nominal 150 $\mu A$  to zero. The  $TSic^{TM}$  is a mixed signal IC and provides best performance with a clean VDD supply. Powering through a  $\mu Controller$  pin does subject it to the digital noise present on the  $\mu Controller$ 's power supply. Therefore it is best to use a simple RC filter when powering the  $TSic^{TM}$  with a  $\mu Controller$  port pin. See the diagram below.

## **Application Notes ZACwire**TM Digital Output

 $\mu$ Controller powers TSic<sup>TM</sup> with a port pin through a simple RC filter.

CLRF

TNDF



;; CLEAR THE MEMORY LOCATION POINTED TO BY FSR

### 2 Appendix A: An Example of PIC1 Assembly Code for Reading the ZACwire<sup>™</sup>

In the following code example, it is assumed that the ZACwire<sup>TM</sup> pin is connected to the interrupt pin (PORTB, 0) of the PIC and that the interrupt is configured for falling edge interruption. This code should work for a PIC running between 2-12MHz.

```
;; MEMORY LOCATION RESERVED FOR TEMP HIGH BYTE
TEMP HIGH
           EOU
                0X24
                      ;; MEMORY LOCATION RESERVED FOR TEMP LOW BYTE
TEMP_LOW
           EQU
                      ;; THIS BYTE MUST BE CONSECUTIVE FROM TEMP_HIGH
                      ;; THIS BYTE MUST BE CONSECUTIVE FROM TEMP_LOW
LAST_LOC
           EQU
                0X26
                      ;; LOCATION TO STORE START BIT STROBE TIME.
TSTROBE
           EOU
                0X26
ORG
           0X004
                      ;; ISR LOCATION
;; CODE TO SAVE ANY NEEDED STATE AND TO DETERMINE THE SOURCE OF THE ISR ;;
           ONCE YOU HAVE DETERMINED THE SOURCE IF THE INTERRUPT WAS ;;
;; GOES HERE.
;; A ZAC WIRE TRANSMISSION THEN YOU BRANCH TO ZAC_TX
ZAC_TX:
           MOVLW TEMP_HIGH
                            ;; MOVE ADDRESS OF TEMP_HIGH (0X24) TO W REG
           MOVWF FSR
                            ;; FSR = INDIRECT POINTER, NOW POINTING TO TEMP_HIGH
GET_TLOW:
                0X02
                            ;; START TSTROBE COUNTER AT 02 TO ACCOUNT FOR
           MOVLW
                            ;; OVERHEAD IN GETTING TO THIS POINT OF ISR
           MOVWF TSTROBE
```

## **Application Notes ZACwire**TM Digital Output

```
STRB:
            INCF TSTROBE, 1 ;; INCREMENT TSTROBE
            BTFSC STATUS, Z
                             ;; IF TSTROBE OVERFLOWED TO ZERO THEN
            GOTO RTI
                             ;; SOMETHING WRONG AND RETURN FROM INTERRUPT
            BTFSS PORTB, 0
                             ;; LOOK FOR RISE ON ZAC WIRE
            GOTO STRB
                              ;; IF RISE HAS NOT YET HAPPENED INCREMENT TSTROBE
            CLRF BIT_CNT ;; MEMORY LOCATION USED AS BIT COUNTER
           CLRF STRB_CNT
BIT_LOOP:
                             ;; MEMORY LOCATION USED AS STROBE COUNTER
            CLRF TIME_OUT
                             ;; MEMORY LOCATION USED FOR EDGE TIME OUT
          BTFSS PORTB, 0
                             ;; WAIT FOR FALL OF ZAC WIRE
WAIT_FALL:
            GOTO PAUSE_STRB ;; NEXT FALLING EDGE OCCURRED
            INCFSZTIME_OUT, 1 ;; CHECK IF EDGE TIME OUT COUNTER OVERFLOWED
                              ;; EDGE TIME OUT OCCURRED.
            GOTO RTT
            GOTO WAIT_FALL
PAUSE_STRB: INCF STRB_CNT,1 ;; INCREMENT THE STROBE COUNTER
            MOVF TSTROBE, 0 ;; MOVE TSTROBE TO W REG
            SUBWF STRB_CNT, 0 ;; COMPARE STRB_CNT TO TSTROBE
            BTFSS STATUS, Z ;; IF EQUAL THEN IT IS TIME TO STROBE
            GOTO PAUSE_STRB ;; ZAC WIRE FOR DATA, OTHERWISE KEEP COUNTING
                  ;; LENGTH OF THIS LOOP IS 6-STATES. THIS HAS TO
                  ;; MATCH THE LENGTH OF THE LOOP THAT ACQUIRED TSTROBE
                  STATUS, C
            BCF
                             ;; CLEAR THE CARRY
            BTFSC PORTB, 0
                             ;; SAMPLE THE ZAC WIRE INPUT
                             ;; IF ZAC WIRE WAS HIGH THEN SET THE CARRY
                STATUS, C
            BSF
                             ;; ROTATE CARRY=ZAC WIRE INTO LSB OF REGISTER
            RLF INDF,1
                              ;; THAT FSR CURRENTLY POINTS TO
            CLRF TIME_OUT
                             ;; CLEAR THE EDGE TIMEOUT COUNTER
```

# **Application Notes ZACwire**TM Digital Output

```
WAIT_RISE: BTFSC PORTB, 0
                            ;; IF RISE HAS OCCURRED THEN WE ARE DONE
           GOTO NEXT_BIT
           INCFSZ TIME_OUT, 1 ;; INCREMENT THE EDGE TIME OUT COUNTER
           GOTO WAIT_RISE
           GOTO RTI ;; EDGE TIME OUT OCCURRED.
NEXT_BIT: INCF BIT_CNT,1 ;; INCREMENT BIT COUNTER
           MOVLW 0X08 ;; THERE ARE 8-BITS OF DATA
           SUBWF BIT_CNT, 0 ;; TEST IF BIT COUNTER AT LIMIT
           BTFSS STATUS, Z
                           ;; IF NOT ZERO THEN GET NEXT BIT
           GOTO BIT_LOOP
           CLRF TIME_OUT
                           ;; CLEAR THE EDGE TIME OUT COUNTER
           BTFSS PORTB, 0 ;; WAIT FOR FALL OF PARITY
WAIT_PF:
           GOTO P_RISE
           INCFSZ TIME_OUT, 1 ;; INCREMENT TIME_OUT COUNTER
           GOTO WAIT_PF
                            ;; EDGE TIMEOUT OCCURRED
           GOTO RTI
P_RISE:
          CLRF TIME_OUT
                           ;; CLEAR THE EDGE TIME OUT COUNTER
           BTFSC PORTB,0
WAIT_PR:
                           ;; WAIT FOR RISE OF PARITY
           GOTO NEXT_BYTE
           INCFSZ TIME_OUT, 1 ;; INCREMENT EDGE TIME OUT COUNTER
           GOTO WAIT_PR
           GOTO RTI ;; EDGE TIME OUT OCCURRED
```



# **Application Notes ZACwire**TM Digital Output



```
NEXT_BYTE:
          INCF
               FSR, 1
                        ;; INCREMENT THE INDF POINTER
         MOVLW LAST LOC
         SUBWF FSR, 0
                        ;; COMPARE FSR TO LAST_LOC
         BTFSS STATUS, Z
                        ;; IF EQUAL THEN DONE
         GOTO
              WAIT_TLOW
         ;; IF HERE YOU ARE DONE READING THE ZAC WIRE AND HAVE THE DATA ;;
         ;; IN TEMP_HIGH & TEMP_LOW
                                                        ;;
         WAIT_TLOW:
         CLRF
              TIME_OUT
WAIT_TLF:
                        ; WAIT FOR FALL OF PORTB, 0 INDICATING
         BTFSS PORTB, 0
         GOTO GET_TLOW
                        ; START OF TEMP LOW BYTE
         INCFSZ TIME_OUT
             WAIT_TLF
         GOTO
         GOTO
                        ; EDGE TIMEOUT OCCURRED
              RTT
RTI:
         ;; RESTORE ANY STATE SAVED OFF AT BEGINNING OF ISR ;;
         INTCON, INTF ;; CLEAR INTERRUPT FLAG
              INTCON, INTE ;; ENSURE INTERRUPT RE-ENABLED
         RETFIE
                        ;; RETURN FROM INTERRUPT
```





/2.4/10-2005