# Arithmetic Implemented By MIPS Logic Operations

Joshua Liang, San Jose State University, joshua.liang@sjsu.edu

Abstract—This report contains the information and implementation of the basic mathematical operations (addition, subtraction, multiplication, and division) in MIPS normal procedures and logical procedures in MIPS Assembler and Runtime Simulator (MARS).

## I. INTRODUCTION

We will use MARS to perform and calculate mathematical operations in two different methods. One method will be to use MIPS normal procedures such as addition, subtraction, multiplication, and division. The second method will be to use logical procedures such as Boolean logic (AND, OR, NOT). The three main goals of this project are:

- 1. Download, install, and set up MARS.
- 2. Implement arithmetic operations using MIPS normal procedures and MIPS logical procedures.
- 3. Test the implementation of the MIPS procedures.

# II. REQUIREMENTS

# A. MARS INSTALLATION

Visit the following website to download MARS:

 $\frac{http://courses.missouristate.edu/KenVollmar/mars/download.h}{tm}$ 

Click on the "Download MARS" button to begin downloading the simulator.

# B. PROJECT FILES

Download <u>CS47Projectl.zip</u> and unzip it from the following site:

https://sjsu.instructure.com/courses/1242233/assignments/4498130

The following six files should be unzipped into a directory:

- 1. cs47\_common\_macro.asm
  - This contains macros for printing out test results
- cs47\_proj\_alu\_logical.asm
   This contains logical operations for arithmetic operations
- 3. cs47\_proj\_alu\_normal.asm
  This contains normal procedures arithmetic operations
- cs47\_proj\_macro.asm
   This contains macros that will be written for logical

# procedures

- 5. *cs47\_proj\_procs.asm*This contains project procedures
- 6. *proj-auto-test.asm*This contains the testing procedure

Open MARS and click on "File" at the top left corner. Then click "open" and navigate to the extracted folder that contains the six project files. Load all of the files.




Figure 1. Opening Project Files

After loading the project files, go to the top of the menu and select "settings". Make sure that everything is checked or unchecked according to Figure 2 shown below.




Figure 2. Settings

After loading all project files and configuring the settings, each file can be seen and editable. The file names should also be displayed.




Figure 3. Files Loaded

## III. ARITHMETIC OPERATION DESCRIPTION

The arithmetic operations will be implemented in two methods, in normal operations and in logical operations.

# A. Normal Procedures

The normal procedure which is named au\_normal (in CS47\_proj\_alu\_ normal.asm). It takes three arguments:

- 1) \$a0 (First operand)
- 2) \$a1 (Second operand)
- 3) \$a2 (Operation code '+', '-', '\*', '/' ASCII code).

It returns result in \$v0 and \$v1 (for multiplication \$v1 it will contain HI, for division \$v1 will contain remainder). This procedure uses normal math operations of MIPS to compute the result (add, sub, mul and div).

# B. Logical Procedures

The logical procedures which is named au\_logical (in CS47\_proj\_alu\_logical.asm). It takes three arguments:

- 1) \$a0 (First operand)
- 2) \$a1 (Second operand)
- 3) \$a2 (Operation code '+', '-', '\*', '/' ASCII code)

It returns result in \$v0 and \$v1 (for multiplication \$v1 it will contain HI, for division \$v1 will contain remainder). The evaluation of mathematical operations should use MIPS logic operations only (result should not be generated directly using MIPS mathematical operations). The implementation needs to follow the digital algorithm implemented in hardware to implement the mathematical operations.

## IV. DESIGN AND IMPLEMENTATION OF OPERATIONS.

## A. Normal Procedure

Depending on the operator in \$a2 refers to, we will branch out to the procedures that will perform the corresponding calculations.

```
li
        $t0, '+'
li.
        $t1, '-'
1i
        $t2. '*'
1i
        $t3, '/'
        $a2, $t0, ADDITION
beq
        $a2, $t1, SUBTRACTION
beq
        $a2, $t2, MULTIPLCATION
beq
        $a2, $t3, DIVISION
beq
j
        RETURN
```

Figure 4. Branch and Operation Implementation

The four following operators are what we will be branching out to:

- 1) \$t0 which is Operator '+'
  Addition
- 2) \$t1 which is Operator '- '
  Subtraction
- 3) \$t2 which is Operator '\*'
  Multiplication
- 4) \$t3 which is Operator '/'
  Division

```
ADDITION:
         addu
                  $v0, $a0, $a1
                  RETURN
         İ
SUBTRACTION:
         subu
                  $v0, $a0, $a1
                  RETURN
         İ
MULTIPL CATION:
         mult
                  $a0, $a1
         mflo
                  $v0
         mfhi
                  $v1
                  RETURN
         İ
DIVISION:
         div
                  $a0, $a1
         mflo
                  $v0
         mfhi
                  $v1
                  RETURN
```

Figure 5. Normal Procedures Implementation

## B. Logical Procedure

The au\_logical procedure is very similar to the normal procedure. The difference is that it will be calling multiple procedures and these other procedures will be called with the appropriate math operations that will be used.

```
addi
        $sp, $sp, -24
        $fp, 24($sp)
SW
sw
        $ra, 20($sp)
        $a0, 16($sp)
SW
        $al, 12($sp)
        $a2, 8($sp)
SW
addi
        $fp, $sp, 24
1i
        $t0, '+'
        $t1, '-'
li
        $t2, | * |
1 i
1i
        $t3, '/'
        $a2, $t0, ADDITION
beq
beq
        $a2, $t1, SUBTRACTION
        $a2, $t2, MULTIPLICATION
beq
        $a2, $t3, DIVISION
beq
        RETURN
```

Figure 6. Branch and Operation Implementation

```
ADDITION:
                 ADD LOGICAL
        jal
                 RETURN
        İ
SUBTRACTION:
        jal
                 SUB LOGICAL
                 RETURN
        j
MULTIPLICATION:
                 MUL SIGNED
        jal
        j
                 RETURN
DIVISION:
                 DIV SIGNED
        jal
        j
                 RETURN
```

Figure 7. Calling Procedures Implementation

Addition and Subtraction
 ADD\_LOGICAL and SUB\_LOGICAL both call
 ADD\_SUB\_LOGICAL as shown in Figure 8.

```
ADD LOGICAL:
        addi
                 $sp, $sp, -24
                 $fp, 24($sp)
        SW
                 $ra, 20($sp)
        SW
        sw
                 $a0, 16($sp)
                 $al, 12($sp)
        SW
        SW
                 $a2, 8($sp)
        addi
                 $fp, $sp, 24
        or
                 $a2, $zero, 0
                 ADD SUB LOGICAL
        jal
                 RETURN
        j
SUB LOGICAL:
        addi
                 $sp, $sp, -24
        SW
                 $fp, 24($sp)
                 $ra, 20($sp)
                 $a0, 16($sp)
        SW
                 $al, 12($sp)
        SW
                 $a2, 8($sp)
        SW
        addi
                 $fp, $sp, 24
        or
                 $a2, $zero, 0
        addi
                 $a2, $a2, 0xFFFFFFF
        jal
                 ADD_SUB_LOGICAL
                 RETURN
        j
```

Figure 8. ADD\_LOGICAL & SUB\_LOGICAL

ADD\_SUB\_LOGICAL calculates the sum of arguments \$a0 and \$a1. The third argument determines whether it will be addition or subtraction. Addition will be determined by 0, and subtraction will be determined by 0xFFFFFFF. In MIPS, we use a binary system to add numbers. We use the Half Adder design and the Full Adder design to do so.




Figure 9. Half Adder Design

The Half Adder design performs single bit addition while only using the carry-out bit. The diagram shows that the sum can be determined with an AND operation, and the carry-out can be determined with an XOR operation.

#### Binary Three Single Bit Addition Result

714411411111111111111111111111111111111					
	Bit 1 (CI) Carry In	Bit 2 (A)	Bit 3 (B)	Sum Bit (Y)	Carry Bit (CO) Carry Out
m0	0	0	0	0	0
m1	0	0	1	1	0
m2	0	1	0	1	0
m3	0	1	1	0	1
m4	1	0	0	1	0
m5	1	0	1	0	1
m6	1	1	0	_0_	1
m7	1	1	1	12	1

 $Y = \Sigma m(1,2,4,7)$   $CO = \Sigma m(3,5,6,7)$ 

Full Addition

Figure 10. Full Adder Design

The Full Adder design will take both the carry-in bit and the carry-out bit into consideration, as opposed to the Half Adder design. Figure 10 above shows that the Full Adder design is just two Half Adders. The truth table is the same as the Half Adder, but considers the carry-in bit as well.

The logical design of the Full Adder must be determined with the use of a K-MAP. A K-MAP will reduce the terms for simplification. Figure 11 below show us how the K-MAP is used.




Figure 11. K-MAP

These reduced terms will then help us draw our logical design for addition and subtraction. Figure 12. below shows us the logical diagram.

```
Y = CI \oplus (A \oplus B)
CO = CI.(A \oplus B) + A.B

Half Adder 1

Half Adder 2

CI \oplus A \oplus B

CI.(A \oplus B) + A.B
```

Figure 12. Logic Diagram

The sum of the operands' bits is determined by the XOR operation involving the carry-in bit and the first bit of both the the first operand and the second operand. The final carry-out bit is determined by the OR operation involving the carry-out bits from both the two Half Adders. The sum can be either

addition or subtraction because subtraction is the same as the addition of a negative number. Therefore, the two's complement of the second operand will be required to perform subtraction . The equation below will return the two's complement of a number:

$$a0 = -a0 + 1$$

Then, \$a2 is simply used as a submode operator. The two's complement form of \$a1 can be determined by adding 1 to NOT \$a1 as shown in Figure 13 below.

```
TWOS COMPLEMENT:
         addi
                  $sp, $sp, -20
                  $fp, 20($sp)
         SW
         sw
                  $ra, 16($sp)
                  $a0, 12($sp)
         SW
         SW
                  $al, 8($sp)
         addi
                  $fp, $sp, 20
        not
                  $a0, $a0
         or
                  $al, $zero, O
                  $al, 1
         or
                  ADD LOGICAL
         jal
         lw
                  $fp, 20($sp)
         lw
                  $ra, 16($sp)
         lw
                  $a0, 12($sp)
         1 w
                  $al, 8($sp)
         addi
                  $sp, $sp, 20
         jr
                  $ra
```

Figure 13. TWOS\_COMPLEMENT

To determine if \$a1's two's complement is needed, we simply just treat the subtraction as an addition. A loop will be run through the operands' bits to add two 32-bit number. The loop will use the Full Adder design to add their bits and factor in their carry bits. This is shown in Figure 14 below.




Figure 14. Addition/Subtraction Flowchart

We can copy this flowchart to create our implementation of ADD\_SUB\_LOGICAL as seen in Figure 15 below.

```
ADD SUB LOGICAL:
        addi
                 $sp, $sp, -40
                 $fp, 40($sp)
        sw
                 $ra, 36($sp)
                 $a0, 32($sp)
        SW
                 $a1, 28($sp)
        SW
                 $a2, 24($sp)
        SW
                 $s0, 20($sp)
        SW
                 $s1, 16($sp)
        SW
                 $s2, 12($sp)
        SW
                 $83, 8($sp)
        SW
                 $fp, $sp, 40
        addi
        or
                 $tO, $zero, O
                 $tl, $zero, O
        or
        or
                 $t2, $zero, 0
        extract nth bit($t2, $a2, $zero)
                 $a2, 0, ADD_SUB_LOGICAL_1
        beq
                 $al, $al
        not
ADD SUB LOGICAL 1:
                 $t0, 32, ADD SUB LOGICAL EXIT
         extract nth bit($t3, $a0, $t0)
         extract nth bit($t4, $al, $t0)
        xor
                 $s0, $t3, $t4
                 $s1, $t2, $s0
        xor
                 $s2, $t3, $t4
         and
         and
                 $s3, $t2, $s0
                 $t2, $s2, $s3
         insert to nth bit($v0, $t0, $s1, $t9)
         addi
                 $t0, $t0, 1
         j
                 ADD SUB LOGICAL 1
ADD SUB LOGICAL EXIT:
                 $v1, $t2
         move
         1 w
                 $fp, 40($sp)
                 $ra, 36($sp)
         1 w
         lw
                 $a0, 32($sp)
         1 w
                 $a1, 28($sp)
         lw
                 $a2, 24($sp)
                 $s0, 20($sp)
         1w
         1 w
                 $s1, 16($sp)
                 $s2, 12($sp)
         1 w
         lw
                 $s3, 8($sp)
                 $sp, $sp, 40
         addi
         jr
```

Figure 15. ADD\_SUB\_LOGICAL

ADD\_LOGICAL calls ADD\_SUB\_LOGICAL with \$a2 as 0. On the contrary, SUB\_LOGICAL will do the same, except call \$a2 as 0xFFFFFFFF. Since \$a2 is 0xFFFFFFFF,

ADD\_SUB\_LOGICAL will call the TWOS\_COMPLEMENT procedure and return \$a1's two's complement for subtraction.

# 2) Multiplication

For multiplication, we will split it into two methods as multiplying positive and negative numbers are very different.

- 1) MUL\_UNSIGNED
  Unsigned Multiplication
- 2) MUL\_SIGNED Signed Multiplication

In our MUL\_UNSIGNED implication we will use BIT\_REPLICATOR procedure. This procedure will replicate 1 bit to 32 bits. It takes an argument of a bit value (0 or 1), and returns a 32 bit number with the original value replicated 32 times. This is shown in our implementation in Figure 16 below.

# BIT REPLICATOR:

```
addi
        $sp, $sp, -16
sw
        $fp, 16($sp)
SW
        $ra, 12($sp)
        $a0, 8($sp)
SW
addi
        $fp, $sp, 16
        $v0, $a0, 0
or
bea
        $a0, 0, BIT_REPLICATOR_EXIT
li
        $v0, 0xFFFFFFFF
```

Figure 16. BIT\_REPLICATOR Implementation

The process of unsigned multiplication is shown below in Figure 17.




Figure 17. Unsigned Multiplication Flowchart

While copying the flowchart in our implementation in Figure 18, a loop will run 32 times because there are 32 bits. The multiplier will shift to the right and the 1<sup>st</sup> bit in the product register will be extracted and inserted into the 31<sup>st</sup> register. Following, the product register will also shift.

```
MUL UNSIGNED:
         addi
                 $sp, $sp, -40
         sw
                 $fp, 40($sp)
                 $ra, 36($sp)
         SW
                 $a0, 32($sp)
         SW
                 $a1, 28($sp)
         SW
                 $a2, 24($sp)
         SW
         SW
                 $s0, 20($sp)
                 $s1, 16($sp)
                 $s2, 12($sp)
         SW
                 $s3, 8($sp)
         SW
         addi
                 $fp, $sp, 40
                 $t5, $zero, 0
         or
                 $t6, $zero, 0
         or
                 $s0, $a0
         move
                 $s1, $a1
        move
                 $s2, $zero, 0
         or
         or
                 $s3, $zero, 0
MUL UNSIGNED 1:
                 $t5, 32, MUL UNSIGNED EXIT
        beq
         extract_nth_bit($a0, $s0, $zero)
                 BIT REPLICATOR
         jal
                 $s2, $v0
        move
         and
                 $83, $81, $82
                 $a0, $t6
         move
        move
                 $al, $s3
         jal
                 ADD LOGICAL
                 $t6, $v0
        move
                 $t6, $v0
        move
        srl
                 $s0, $s0, 1
        extract_nth_bit($t7, $t6, $zero)
        li
                 $t8, 31
        insert_to_nth_bit ($s0, $t8, $t7, $t9)
        srl
                 $t6, $t6, 1
        addi
                 $t5, $t5, 1
                 MUL UNSIGNED 1
        j
MUL UNSIGNED EXIT:
        move
                 $v0, $s0
                 $v1, $t6
        move
        lw
                 $fp, 40($sp)
                 $ra, 36($sp)
        1w
        1 w
                 $a0, 32($sp)
                 $a1, 28($sp)
        1 w
        lw
                 $a2, 24($sp)
                 $s0, 20($sp)
        1 w
        lw
                 $s1, 16($sp)
        1w
                 $s2, 12($sp)
                 $s3, 8($sp)
        1w
         addi
                 $sp, $sp, 40
        jr
                 $ra
```

Figure 18. MUL\_UNSIGNED Implementation

For MUL\_SIGNED, this procedure will take its multiplicand and multiplier and check if they are negative by converting them to their two's complement form and then calling the MUL\_UNSIGNED procedure.

\$v0 will contain the LO parts and \$v1 will contain the HI parts. A 64-bit number will result from two 32-bit numbers multiplying. A 64-bit number can't be stored in 1 MIPS register. Thus, the 64-bit must be stored into 2 registers, \$v0 and \$v1. To do this, we will create a

TWOS\_COMPLEMENT\_64BIT procedure. This procedure will store the results of MUL\_SIGNED into 2 registers, \$v0 and \$v1. The implementation is shown below in Figure 19.

```
TWOS COMPLEMENT 64BIT:
         addi
                  $sp, $sp, -36
                 $fp, 36($sp)
        SW
                  $ra, 32($sp)
        SW
                 $a0, 28($sp)
        SW
                  $a1, 24($sp)
        SW
                  $a2, 20($sp)
                 $s0, 16($sp)
         sw
                 $s1, 12($sp)
        SW
        SW
                 $s2, 8($sp)
        addi
                 $fp, $sp, 36
        not
                  $a0, $a0
                 $al, $al
        not
                 $s0, $al
        move
                  $al, $zero, 1
        or
        jal
                 ADD_LOGICAL
                  $s1, $v0
        move
        move
                  $s2, $v1
                  $a0, $s0
        move
                  $al, $s2
        move
                 ADD_LOGICAL
        jal
                 $v1, $v0
        move
        move
                 $v0, $s1
                 $fp, 36($sp)
        1w
        lw
                 $ra, 32($sp)
                 $a0, 28($sp)
        1w
        lw
                 $a1, 24($sp)
        lw
                 $a2, 20($sp)
                  $s0, 16($sp)
        lw
        1w
                  $s1, 12($sp)
        lw
                  $s2, 8($sp)
         addi
                  $sp, $sp, 36
        jr
                  $ra
```

Figure 19. TWOS\_COMPLEMENT\_64BIT

Signed Multiplication implementation is shown below.

```
MUL SIGNED:
                 $sp, $sp, -44
         addi
         sw
                 $fp, 44($sp)
                 $ra, 40($sp)
         SW
                 $a0, 36($sp)
        SW
                 $a1, 32($sp)
        SW
                 $a2, 28($sp)
         sw
                 $a3, 24($sp)
         sw
                 $s0, 20($sp)
         SW
                 $s1, 16($sp)
         SW
                 $s2, 12($sp)
        SW
                 $s3, 8($sp)
        sw
         addi
                 $fp, $sp, 44
        move
                 $s0, $a0
                 $a2, $a0
        move
                 $s1, $al
        move
        move
                 $a3, $a1
        jal
                 TWOS COMPLEMENT IF NEG
                 $s0, $v0
        move
                 $a0, $s1
        move
                 TWOS_COMPLEMENT_IF_NEG
        jal
                 $s1, $v0
        move
                 $a0, $s0
        move
        move
                 $al, $sl
                 MUL_UNSIGNED
        jal
                 $s0, $v0
        move
                 $s1, $v1
        move
        1i
                 $t8, 31
        extract_nth_bit($s2, $a2, $t8)
        extract nth bit($s3, $a3, $t8)
                 $t9, $s2, $s3
        xor
                 $t9, 0, MUL_SIGNED_EXIT
        beq
                 $a0, $s0
        move
        move
                 $al. $sl
                 TWOS COMPLEMENT 64BIT
        jal
MUL SIGNED EXIT:
        lw
                 $fp, 44($sp)
                 $ra, 40($sp)
        1w
        lw
                 $a0, 36($sp)
                 $al, 32($sp)
        lw
        lw
                 $a2, 28($sp)
        1 w
                 $a3, 24($sp)
                 $s0, 20($sp)
        1 w
                 $s1, 16($sp)
        1 w
        lw
                 $s2, 12($sp)
        lw
                 $s3, 8($sp)
         addi
                 $sp, $sp, 44
```

Figure 20. MUL\_SIGNED Implementation

Notice how the implementation in Figure 20 utilizes the

TWOS\_COMPLEMENT\_64BIT procedure. Together, the

TWOS\_COMPLEMENT\_64BIT procedure and the MUL\_SIGNED procedure correctly follow process of the Signed Multiplication Circuit Diagram.




Figure 21. Signed Multiplication Circuit Diagram

#### 3) Division

Division is very similar to multiplication. Division will also be split into two methods:

- 1) DIV\_UNSIGNED Unsigned Division
- 2) DIV\_SIGNED Signed Division

Unsigned division also takes two arguments \$a0 and \$a1 just like unsigned multiplication. \$a0 will be the dividend and \$a1 will be the divisor. The quotient will return as \$v0 and the remainder will return as \$v1.




Figure 22. Unsigned Division Flowchart

To implement DIV\_UNSIGNED, we will just follow the process of the flowchart in Figure 22 above. A loop will run the commands 32 times. For the 64 bit register, the remainder register will be shifted left so that we can insert 31<sup>st</sup> bit of the quotient register into its 0<sup>th</sup> position. Afterwards, the quotient register shifts left and the dividend will shift out to hold the quotient and the remainder. The implementation is shown below in Figure 23.

```
DIV UNSIGNED:
         addi
                  $sp, $sp, -40
         SW
                  $fp, 40($sp)
                  $ra, 36($sp)
                  $a0, 32($sp)
         sw
                  $a1, 28($sp)
         SW
                  $a2, 24($sp)
         SW
                  $s0, 20($sp)
         SW
                  $s1, 16($sp)
         SW
         SW
                  $s2, 12($sp)
                  $83, 8($8p)
         SW
         addi
                  $fp, $sp, 40
                  $t5, $zero, 0
         or
                  $t6, $zero, 0
         or
         move
                  $s0, $a0
                  $sl, $al
         move
                  $s2, $zero, O
         or
                  $s3, $zero, 0
         or
DIV UNSIGNED L1:
         beq
                  $t5, 32, DIV UNSIGNED EXIT
         sll
                  $t6, $t6, 1
         li
                  $t8, 31
         extract_nth_bit($s3, $s0, $t8)
         insert to nth bit ($t6, $zero, $s3, $t9)
                  $80, $80, 1
         sll
         move
                  $a0, $t6
                  $al, $sl
         move
                  SUB LOGICAL
         jal
                  $s2, $v0
         move
         bltz
                  $s2, DIV UNSIGNED L2
         move
                  $t6, $s2
                  $t8, 1
         li
         insert_to_nth_bit($s0, $zero, $t8, $t9)
DIV UNSIGNED L2:
         addi
                  $t5, $t5, 1
                 DIV UNSIGNED L1
         j
DIV_UNSIGNED EXIT:
         move
                  $v0, $s0
                  $v1, $t6
         move
                  $fp, 40($sp)
         1w
         lw
                  $ra, 36($sp)
         1 w
                  $a0, 32($sp)
         lw
                  $a1, 28($sp)
         1w
                  $a2, 24($sp)
         lw
                  $s0, 20($sp)
                  $s1, 16($sp)
         1w
                  $s2, 12($sp)
         1w
                  $s3, 8($sp)
         1 w
         addi
                  $sp, $sp, 40
         jr
                  $ra
```

Figure 23. DIV\_UNSIGNED Implementation DIV\_SIGNED will be performed for all division whether (both signed and unsigned).




Figure 24. Signed Division Diagram

The process for this is very similar to the MUL\_SIGNED process as in the operands will also be checked for their signage by converting to their two's complement form. DIV\_UNSIGNED will be called for unsigned division. Quotient will be saved into \$v0 and the remainder will be saved into \$v1. The signs of the quotient and remainder will be determined by the XOR operation between the original operands. The implementation will be shown below in Figure 25, Figure 26, and Figure 27.

```
DIV SIGNED:
         addi
                 $sp, $sp, -60
        SW
                 $fp, 60($sp)
                 $ra, 56($sp)
         SW
         SW
                 $a0, 52($sp)
                 $al, 48($sp)
         SW
                 $a2, 44($sp)
         SW
                 $a3, 40($sp)
         SW
                 $s0, 36($sp)
         SW
                 $s1, 32($sp)
         sw
                 $s2, 28($sp)
                 $s3, 24($sp)
         SW
                 $s4, 20($sp)
         SW
                 $s5, 16($sp)
         SW
        SW
                 $s6, 12($sp)
         SW
                 $s7, 8($sp)
         addi
                 $fp, $sp, 60
                 $s0, $a0
        move
                 $a2, $a0
        move
                 $s1, $al
        move
        move
                 $a3, $a1
                 TWOS COMPLEMENT IF NEG
         jal
        move
                 $s0, $v0
                 $a0, $s1
        move
                 TWOS_COMPLEMENT_IF_NEG
        jal
                 $s1, $v0
        move
        move
                 $a0, $s0
        move
                 $al, $sl
                 DIV UNSIGNED
        jal
```

Figure 25. DIV\_SIGNED Implementation

In Figure 25 above, we see TWOS\_COMPLEMENT\_IF\_NEG being called to check the by converting to the two's complement form

```
move
                 $s0, $v0
                 $s1, $v1
        move
DETERMINE Q:
        li
                 $t8, 31
        extract_nth_bit($s2, $a2, $t8)
        extract nth bit($s3, $a3, $t8)
                 $84, $82, $83
        xor
                 $85, $80
        move
                 $s4, 0, DETERMINE_R
        bea
                 $a0, $s5
        move
        jal
                 TWOS_COMPLEMENT
        move
                 $s5, $v0
DETERMINE R:
        li.
                 $t8, 31
        extract_nth_bit($s4, $a2, $t8)
                 $s6, $s1
                 $s4, 0, DIV SIGNED EXIT
        beq
                 $a0, $s1
        move
                 TWOS_COMPLEMENT
        jal
        move
                 $s6, $v0
```

Figure 26. DIV\_SIGNED Implementation Continued

In Figure 26 above, DETERMINE\_Q and DETERMINE\_R are procedures used to determine the signage of the quotient and remainder with the use of XOR.

```
DIV SIGNED EXIT:
                  $v0, $s5
         move
         move
                  $v1, $s6
         1 w
                  $fp, 60($sp)
                  $ra, 56($sp)
         1 w
         lw
                  $a0, 52($sp)
                  $a1, 48($sp)
         1 w
                  $a2, 44($sp)
         lw
                  $a3, 40($sp)
         1 w
                  $s0, 36($sp)
         1 w
                  $s1, 32($sp)
         1 w
         1w
                  $s2, 28($sp)
                  $s3, 24($sp)
         1 w
         lw
                  $s4, 20($sp)
                  $s5, 16($sp)
         1w
                  $s6, 12($sp)
         1 w
         1 w
                  $s7, 8($sp)
         addi
                  $sp, $sp, 60
         jr
                  $ra
```

 $Figure\ 27.\ DIV\_SIGNED\ Implementation\ Continued$ 

## V. MACROS

# 1) Bit Extraction

This macro is very important because it will help determine what value is in what specific bit position. A register that holds the value will shift left into the same position as the desired value. Then the AND operation will be used between the mask and the bit pattern to return the value of the desired bit. Afterwards, it will shift right by the original amount. Three registers will be used:

- 1) \$regD: will contain 0x0 or 0x1 depending on nth bit being 0 or 1
- 2) \$regS: Source bit pattern
- 3) \$regT: Bit position n (031)

Figure 28. extract\_nth\_bit implementation

## 2) Bit Insertion

This macro is also very important because our procedures need to place values in specific positions. A mask register with the value of 1 will shift left into the position that will hold the inserted bit. The mask will be inverted. An AND operation will be performed between the inverted mask and the original bit pattern. A second register will hold the desired inserted value and will be shifted left into the desired position. An OR operation will be used between this register and the last result to insert the value into the desired position. Four registers will be used.

- 1) \$regD: This the bit pattern in which 1 to be inserted at nth position
- 2) \$regS: Value n, from which position the bit to be inserted (031)
- 3) \$regT: Register that contains 0x1 or 0x0 (bit value to insert)
- 4) \$maskReg: Register to hold temporary mask

```
.macro insert_to_nth_bit ($regD, $regS, $regT, $maskReg)
       li
                $maskReg, 1
                                                 #$maskReg
       sllv
                $maskReg, $maskReg, $regS
                                                 #$maskReg
       not
                $maskReg, $maskReg
                                                 #$maskReg
       and
                $regD, $regD, $maskReg
                                                 #$regD =
       move
                $maskReg, $regT
                                                 #$maskReg
       sllv
                $maskReq, $maskReq, $reqS
                                                 #⊈maskReq
                $regD, $regD, $maskReg
                                                 #$reqD =
       or
.end_macro
```

Figure 29. insert to nth bit implementation

## VI. TESTING

After completing all procedures, save all of the files and assemble proj\_auto\_test.asm by clicking on the icon with two wrenches. Then, run it by clicking on the icon with a play button next to the assemble button. If the procedures run correctly, au\_normal and au\_logical should overall pass with a 40/40, meaning that all 40 math expressions gave the same answer. Figure 30 below shows the output if all procedures are correct.

```
logical => 6
                   normal => 6
                                                                     [matched]
                                                                     [matched]
                   normal => 2
                                           logical => 2
                   normal => HI:0 LO:8
                                                    logical => HI:0 LO:8
                                                                                       [matched]
(4 / 2)
                   normal => R:0 0:2
                                                  logical => R:0 0:2
                                                                                  [matched]
(16 + -3)
(16 - -3)
                     normal => 19
                                               logical => 19
                                                                         [matched]
                     normal => HI:-1 LO:-48
normal => R:1 Q:-5
                                                          logical => HI:-1 LO:-48
                                                     logical => R:1 Q:-5
                                                                                      [matched]
(-13 + 5)
                     normal => -8
                                               logical => -8
                                                                         [matched]
(-13 - 5)
(-13 * 5)
                     normal => -18
                                                logical => -18
                                                                           [matched]
                     normal => HI:-1 LO:-65
                                                          logical => HI:-1 LO:-65
                                                                                                [matched]
                      normal => R:-3 Q:-2
                                                      logical => R:-3 Q:-2
                                                                                         [matched]
(-2 + -8)
                     normal => -10
                                                logical => -10
                                                                           [matched]
(-2 - -8)
(-2 * -8)
                     normal => 6
normal => HI:0 LO:16
                                             logical => 6 [matched logical => HI:0 LO:16
                                                                       [matched]
                                                                                            [matched]
(-2 / -8)
                     normal => R:-2 Q:0
normal => -12
                                                     logical => R:-2 Q:0
                                                                                       [matched]
                                                logical => -12
(-6 - -6)
                     normal => 0
                                             logical => 0
                                                                       [matched]
                     normal => HI:0 LO:36
normal => R:0 Q:1
                                                       logical => HI:0 LO:36
                                                    logical => R:0 Q:1
(-6 / -6)
                                                                                     [matched]
(-18 + 18)
(-18 - 18)
(-18 * 18)
                                              logical => 0
                      normal => 0
normal => -36
                                                                        [matched]
                                                 logical => -36
                                                      logical => HI:-1 LO:-324
logical => R:0 Q:-1
                      normal => HI:-1 LO:-324
                                                                                                   [matched]
                                                                                        [matched]
                                             logical => -3
(5 + -8)
                    normal => -3
                                                                        [matched]
(5 - -8)
(5 * -8)
                     normal => 13
                                              logical => 13
                    normal => HI:-1 LO:-40
                                                         logical => HI:-1 LO:-40
                                                                                               [matched]
(5 / -8)
                     normal => R:5 0:0
                                                  logical => R:5 Q:0
                                                                                    [matched]
                     normal => -16
                                                logical => -16
                                                                           [matched]
(-19 - 3)
                     normal => -22
                                                logical => -22
                                                                            [matched]
                      normal => HI:-1 LO:-57
                                                          logical => HI:-1 LO:-57
(-19 / 3)
                                                     logical => R:-1 Q:-6
                     normal => R:-1 Q:-6
                                                                                       [matched]
                                                                   [matched]
                   normal => 7
                                          logical => 7
(4 - 3)
(4 * 3)
                                          logical => 1
                   normal => HI:0 LO:12
                                                   logical => HI:0 LO:12
                                                                                        [matched]
                   normal => R:1 Q:1
normal => -90
                                                 logical => R:1 Q:1
logical => -90
(4 / 3)
                                                                                [matched]
                                                                            [matched]
                                                logical => 38 [matched]
4 logical => HI:0 LO:1664
(-26 - -64)
                       normal => 38
                        normal => HI:0 LO:1664
                                                                                                [matched]
                                                                                          [matched]
(-26 / -64)
                       normal => R:-26 Q:0
                                                       logical => R:-26 Q:0
Total passed 40 / 40
*** OVERALL RESULT PASS ***
 - program is finished running --
```

Figure 30. Testing Procedures Result

# VII. CONCLUSION

This project has taught me a lot about MARS, MIPS, and computer architecture. In addition, I learned a lot about math such as binary, decimal, and hex conversion and how this is used to work with 32-bit and 64-bit systems. The more complex sections that I learned were frame storage and branches. Syntax and commands are very easy to learn as it is just memorization, but one must truly understand the concept and logic behind frame storage to use it over and over again. Creating the frame storage and accessing it with stack points and frame pointers for each procedure taught me a lot. Moving the wrong stack pointer or frame pointer and storing with the wrong temporary register can be very problematic. I made the mistake of using the same temporary registers in both the calling and called procedures. This caused my calling procedure's temporary register to be overwritten and lost its original value. The CS club tutors in Maquarie Hall Room 226 at San Jose State University help me a lot. Computer architecture shows me that computers actually process things

in a very difficult manner. For example, simple mathematical procedures such as addition, subtraction, multiplication, and division become very complex for computers as computers as we have seen with the sub procedures (ADD\_SUB\_LOGICAL,TWOS\_COMPLEMENT, etc.).

## **REFERENCES:**

- [1] K. Patra. CS 47. Class Lecture, Topic: "Addition Subtraction Logic." San Jose State University, San Jose, CA, November 13, 2016.
- [2] K. Patra. CS 47. Class Lecture, Topic: "Multiplication Logic." San Jose State University, San Jose, CA, November 15, 2016.
- [3] K. Patra. CS 47. Class Lecture, Topic: "Division Logic." San Jose State University, San Jose, CA, November 20, 2016.