


梁相 2023370018 计算机10012209班

4.1


解：3到8二进制译码器的 $y_0, y_1, y_2, y_3, y_4, y_5, y_7$ 恰好为直时， w_1, w_2, w_3 符合要求



4.5 (解) $f(w_1, w_2, w_3) = \sum m(0, 2, 3, 6)$

$$\begin{aligned}
 &= \bar{w}_1 \bar{w}_2 \bar{w}_3 + \bar{w}_1 w_2 \bar{w}_3 + \bar{w}_1 w_2 w_3 + w_1 w_2 \bar{w}_3 \\
 &= \bar{w}_1 f \bar{w}_1 + w_1 f w_1 \\
 &= \bar{w}_1 (\bar{w}_2 \bar{w}_3 + w_2 \bar{w}_3 + w_2 w_3) + w_1 w_2 \bar{w}_3 \\
 &= \bar{w}_1 (\bar{w}_3 + w_2) + w_1 w_2 \bar{w}_3
 \end{aligned}$$

电路：



7. 例题：与 4.1 同理

Verilog 代码：

```
module dec3to8_andm(w1,w2,w3,f);
    input w1,w2,w3;
    output f;
    reg [0:7] Y;
    always@(w1,w2,w3)
        began
            Y=8'b00000000;
            case(f[w1,w2,w3])
                0: Y[0]=1;
                1: Y[1]=1;
                2: Y[2]=1;
                3: Y[3]=1;
                4: Y[4]=1;
                5: Y[5]=1;
                6: Y[6]=1;
                7: Y[7]=1;
            endcase
        end
    assign f=Y[1]||Y[2]||Y[3]||Y[5]||Y[6];
endmodule
```

5: $Y[5]=1;$

6: $Y[6]=1;$

7: $Y[7]=1;$

default: $Y=8'b00000000;$


endcase

end

assign $f=Y[1]||Y[2]||Y[3]||Y[5]||Y[6];$

endmodule

5.4



clock




100 Hz

D




(D = low 50% of time)

Q₁



50 Hz

Q₂



25 Hz

