

Chapter 6

6.1. The expressions for the inputs of the flip-flops are

$$\begin{aligned} D_2 &= Y_2 = \overline{w}y_2 + \overline{y}_1\overline{y}_2 \\ D_1 &= Y_1 = w \oplus y_1 \oplus y_2 \end{aligned}$$

The output equation is

$$z = y_1y_2$$

6.2. The excitation table for JK flip-flops is

Present state y_2y_1	Flip-flop inputs				Output z
	$w = 0$		$w = 1$		
	J_2K_2	J_1K_1	J_2K_2	J_1K_1	
00	1d	0d	1d	1d	0
01	0d	d0	0d	d1	0
10	d0	1d	d1	0d	0
11	d0	d1	d1	d0	1

The expressions for the inputs of the flip-flops are

$$\begin{aligned} J_2 &= \overline{y}_1 \\ K_2 &= w \\ J_1 &= \overline{w}y_2 + w\overline{y}_2 \\ K_1 &= J_1 \end{aligned}$$

The output equation is

$$z = y_1y_2$$

6.3. A possible state table is

Present state	Next state		Output z	
	$w = 0$	$w = 1$	$w = 0$	$w = 1$
A	A	B	0	0
B	E	C	0	0
C	E	D	0	0
D	E	D	0	1
E	F	B	0	0
F	A	B	0	1

6.4. Verilog code for the solution given in problem 6.3 is

```
module prob8_4 (Clock, Resetn, w, z);
  input Clock, Resetn, w;
  output reg z;
  reg [3:1] y, Y;
  parameter [3:1] A = 3'b000, B = 3'b001, C = 3'b010, D = 3'b011, E = 3'b100, F = 3'b101;
  // Define the next state and output combinational circuits
  always @(w, y)
    case (y)
      A: if (w) begin
          Y = B; z = 0;
        end
        else begin
          Y = A; z = 0;
        end
      B: if (w) begin
          Y = C; z = 0;
        end
        else begin
          Y = E; z = 0;
        end
      C: if (w) begin
          Y = D; z = 0;
        end
        else begin
          Y = E; z = 0;
        end
      D: if (w) begin
          Y = D; z = 1;
        end
        else begin
          Y = E; z = 0;
        end
      E: if (w) begin
          Y = B; z = 0;
        end
        else begin
          Y = F; z = 0;
        end
      F: if (w) begin
          Y = B; z = 1;
        end
        else begin
          Y = A; z = 0;
        end
      default: begin
          Y = 3'bxxx; z = 0;
        end
    endcase
```

```
// Define the sequential block
always @(negedge Resetn, posedge Clock)
    if (Resetn == 0) y <= A;
    else y <= Y;

endmodule
```

6.5. A minimal state table is

Present state	Next State		Output z
	$w = 0$	$w = 1$	
A	A	B	0
B	E	C	0
C	D	C	0
D	A	F	1
E	A	F	0
F	E	C	1

6.6. An initial attempt at deriving a state table may be

Present state	Next state		Output z	
	$w = 0$	$w = 1$	$w = 0$	$w = 1$
A	A	B	0	0
B	D	C	0	0
C	D	C	1	0
D	A	E	0	1
E	D	C	0	0

States B and E are equivalent; hence the minimal state table is

Present state	Next state		Output z	
	$w = 0$	$w = 1$	$w = 0$	$w = 1$
A	A	B	0	0
B	D	C	0	0
C	D	C	1	0
D	A	B	0	1

6.7. For Figure 6.51 have (using the straightforward state assignment):

	Present state $y_3y_2y_1$	Next state		Output z
		$w = 0$	$w = 1$	
		$Y_3Y_2Y_1$	$Y_3Y_2Y_1$	
A	0 0 0	0 0 1	0 1 0	1
B	0 0 1	0 1 1	1 0 1	1
C	0 1 0	1 0 1	1 0 0	0
D	0 1 1	0 0 1	1 1 0	1
E	1 0 0	1 0 1	0 1 0	0
F	1 0 1	1 0 0	0 1 1	0
G	1 1 0	1 0 1	1 1 0	0

This leads to

$$\begin{aligned}
 Y_3 &= \overline{w}y_3 + \overline{y}_1y_2 + wy_1\overline{y}_3 \\
 Y_2 &= wy_3 + w\overline{y}_1\overline{y}_2 + wy_1y_2 + \overline{w}y_1\overline{y}_2\overline{y}_3 \\
 Y_1 &= \overline{y}_3\overline{w} + \overline{y}_1\overline{w} + wy_1\overline{y}_2 \\
 z &= y_1\overline{y}_3 + \overline{y}_2\overline{y}_3
 \end{aligned}$$

For Figure 6.52 have

	Present state y_2y_1	Next state		Output z
		$w = 0$	$w = 1$	
		Y_2Y_1	Y_2Y_1	
A	0 0	0 1	1 0	1
B	0 1	0 0	1 1	1
C	1 0	1 1	1 0	0
F	1 1	1 0	0 0	0

This leads to

$$\begin{aligned}
 Y_2 &= \overline{w}y_2 + \overline{y}_1y_2 + w\overline{y}_2 \\
 Y_1 &= \overline{y}_1\overline{w} + wy_1\overline{y}_2 \\
 z &= \overline{y}_2
 \end{aligned}$$

Clearly, minimizing the number of states leads to a much simpler circuit.

6.8. For Figure 6.55 have (using straightforward state assignment):

	Present state $y_4y_3y_2y_1$	Next state					Output z
		DN=00	01	10	11		
		$Y_4Y_3Y_2Y_1$					
S1	0 0 0 0	0 0 0 0	0 0 1 0	0 0 0 1	—	0	
S2	0 0 0 1	0 0 0 1	0 0 1 1	0 1 0 0	—	0	
S3	0 0 1 0	0 0 1 0	0 1 0 1	0 1 1 0	—	0	
S4	0 0 1 1	0 0 0 0	—	—	—	1	
S5	0 1 0 0	0 0 1 0	—	—	—	1	
S6	0 1 0 1	0 1 0 1	0 1 1 1	1 0 0 0	—	0	
S7	0 1 1 0	0 0 0 0	—	—	—	1	
S8	0 1 1 1	0 0 0 0	—	—	—	1	
S9	1 0 0 0	0 0 1 0	—	—	—	1	

The next-state and output expressions are

$$\begin{aligned}
 Y_4 &= Dy_3 \\
 Y_3 &= Dy_1 + Dy_2 + Ny_2 + \overline{D}y_3\overline{y}_2y_1 \\
 Y_2 &= N\overline{y}_2 + y_3\overline{y}_1 + \overline{N}\overline{y}_3y_2\overline{y}_1 \\
 Y_1 &= Ny_2 + D\overline{y}_2\overline{y}_1 + \overline{D}\overline{y}_2y_1 \\
 z &= y_4 + y_1y_2 + \overline{y}_1y_3
 \end{aligned}$$

Using the same approach for Figure 6.56 gives

	Present state $y_3y_2y_1$	Next state				Output z
		DN=00	01	10	11	
		$Y_3Y_2Y_1$				
S1	0 0 0	0 0 0	0 1 0	0 0 1	—	0
S2	0 0 1	0 0 1	0 1 1	1 0 0	—	0
S3	0 1 0	0 1 0	0 0 1	0 1 1	—	0
S4	0 1 1	0 0 0	—	—	—	1
S5	1 0 0	0 1 0	—	—	—	1

The next-state and output expressions are:

$$\begin{aligned}
 Y_3 &= D\overline{y}_2y_1 \\
 Y_2 &= y_3 + \overline{N}y_2\overline{y}_1 + N\overline{y}_2 \\
 Y_1 &= \overline{D}\overline{y}_2y_1 + Ny_2\overline{y}_1 + D\overline{y}_3\overline{y}_1 \\
 z &= y_3 + y_2y_1
 \end{aligned}$$

These expressions define a circuit that has considerably lower cost than the circuit resulting from Figure 6.55.

6.9. To compare individual bits, let $k = w_1 \oplus w_2$. Then, a suitable state table is

Present state	Next state		Output z	
	$k = 0$	$k = 1$	$k = 0$	$k = 1$
A	B	A	0	0
B	C	A	0	0
C	D	A	0	0
D	D	A	1	0

The state-assigned table is

Present state y_2y_1	Next State		Output	
	$k = 0$	$k = 1$	$k = 0$	$k = 1$
	Y_2Y_1	Y_2Y_1	z	z
00	01	00	0	0
01	10	00	0	0
10	11	00	0	0
11	11	00	1	0

The next-state and output expressions are

$$\begin{aligned}
 Y_2 &= \bar{k}y_1 + \bar{k}y_2 \\
 Y_1 &= \bar{k}\bar{y}_1 + \bar{k}y_2 \\
 z &= \bar{k}y_1y_2
 \end{aligned}$$

6.10. Verilog code for the solution given in problem 6.9 is

```
module prob8_10 (Clock, Resetn, w1, w2, z);
  input Clock, Resetn, w1, w2;
  output reg z;
  reg [2:1] y, Y;
  wire k;
  parameter [2:1] A = 2'b00, B = 2'b01, C = 2'b10, D = 2'b11;

  // Define the next state and output combinational circuits
  assign k = w1 ^ w2;
  always @(k, y)
    case (y)
      A: if (k) begin
          Y = A; z = 0;
        end
        else begin
          Y = B; z = 0;
        end
      B: if (k) begin
          Y = A; z = 0;
        end
        else begin
          Y = C; z = 0;
        end
      C: if (k) begin
          Y = A; z = 0;
        end
        else begin
          Y = D; z = 0;
        end
      D: if (k) begin
          Y = A; z = 0;
        end
        else begin
          Y = D; z = 1;
        end
    endcase

  // Define the sequential block
  always @(negedge Resetn, posedge Clock)
    if (Resetn == 0) y <= A;
    else y <= Y;

endmodule
```

6.11. A possible minimum state table for a Moore-type FSM is

Present state	Next state		Output z
	w = 0	w = 1	
A	B	C	0
B	D	E	0
C	E	D	0
D	F	G	0
E	F	F	0
F	A	A	0
G	A	A	1

6.12. A minimum state table is shown below. We assume that the 3-bit patterns do not overlap.

Present state	Next state		Output p
	w = 0	w = 1	
A	B	C	0
B	D	E	0
C	E	D	0
D	A	F	0
E	F	A	0
F	B	C	1

6.13. Verilog code for the solution given in problem 6.12 is

```

module prob8_13 (Clock, Resetn, w, p);
  input Clock, Resetn, w;
  output p;
  reg [3:1] y, Y;
  parameter [3:1] A = 3'b000, B = 3'b001, C = 3'b010, D = 3'b011, E = 3'b100, F = 3'b101;


  // Define the next state combinational circuit
  always @(w, y)
    case (y)
      A: if (w) Y = C;
         else Y = B;
      B: if (w) Y = E;
         else Y = D;
      C: if (w) Y = D;
         else Y = E;
      D: if (w) Y = F;
         else Y = A;
      E: if (w) Y = A;
         else Y = F;
      F: if (w) Y = C;
         else Y = B;
      default: Y = 3'bxxx;
    endcase

  // Define the sequential block
  always @(negedge Resetn, posedge Clock)
    if (Resetn == 0) y <= A;
    else y <= Y;

  // Define output
  assign p = (y == F);
endmodule

```

6.14. The timing diagram is



6.15. The state table corresponding to Figure P6.1 is

Present state	Next state		Output z
	$w = 0$	$w = 1$	
A	C	D	0
B	B	A	0
C	D	A	0
D	C	B	1

Using one-hot encoding, the state-assigned table is

	Present state $y_4y_3y_2y_1$	Next state		Output z
		$w = 0$	$w = 1$	
		$Y_4Y_3Y_2Y_1$	$Y_4Y_3Y_2Y_1$	
A	0 0 0 1	0 1 0 0	1 0 0 0	0
B	0 0 1 0	0 0 1 0	0 0 0 1	0
C	0 1 0 0	1 0 0 0	0 0 0 1	0
D	1 0 0 0	0 1 0 0	0 0 1 0	1

The next-state expressions are

$$D_4 = Y_4 = \bar{w}y_3 + wy_1$$

$$D_3 = Y_3 = \bar{w}(y_1 + y_4)$$

$$D_2 = Y_2 = \bar{w}y_2 + wy_4$$

$$D_1 = Y_1 = w(y_2 + y_1)$$

The output is given by $z = y_4$.

6.16. The state-assignment given in problem 6.15 can be used, except that the state variable y_1 should be complemented. Thus, the state assignment will be $y_4y_3y_2y_1 = 0000, 0011, 0101$, and 1001 , for the states A, B, C , and D , respectively. The circuit derived in problem 6.15 can be used, except that the signal for the state variable y_1 should be taken from the \bar{Q} output of flip-flop 1, rather than from its Q output.

6.17. The partitioning process gives

$$P_1 = (ABCDEFGG)$$

$$P_2 = (ABD)(CEFG)$$

$$P_3 = (ABD)(CEG)(F)$$

$$P_4 = (ABD)(CEG)(F)$$

The minimum state table is

Present state	Next state		Output z	
	$w = 0$	$w = 1$	$w = 0$	$w = 1$
A	A	C	0	0
C	F	C	0	1
F	C	A	0	1

6.18. The partitioning process gives

$$\begin{aligned}
 P_1 &= (ABCDEFGG) \\
 P_2 &= (ADG)(BCEF) \\
 P_3 &= (AG)(D)(B)(CE)(F) \\
 P_4 &= (A)(G)(D)(B)(CE)(F)
 \end{aligned}$$

The minimized state table is

Present state	Next state		Output z	
	$w = 0$	$w = 1$	$w = 0$	$w = 1$
A	B	C	0	0
B	D	—	0	1
C	F	C	0	1
D	B	G	0	0
F	C	D	0	1
G	F	—	0	0

6.19. An implementation for the Moore-type FSM in Figures 6.5.7 and 6.5.6 is given in the solution for problem 6.8. The Mealy-type FSM in Figure 6.58 is described in the form of a state table as

Present state	Next state				Output z			
	DN=00	01	10	11	00	01	10	11
S1	S1	S3	S2	—	0	0	0	1
S2	S2	S1	S3	—	0	1	1	—
S3	S3	S2	S1	—	0	0	1	—

The state-assigned table is

Present state y_2y_1	Next state				Output			
	DN=00	01	10	11	00	01	10	11
	Y_2Y_1	Y_2Y_1	Y_2Y_1	Y_2Y_1	z	z	z	z
00	00	10	01	—	0	0	0	—
01	01	00	10	—	0	1	1	—
10	10	01	00	—	0	0	1	—

The next-state and output expressions are

$$Y_2 = Dy_1 + \overline{D}y_2\overline{N} + N\overline{y}_2\overline{y}_1$$

$$Y_1 = Ny_2 + \overline{D}y_1\overline{N} + D\overline{y}_2\overline{y}_1$$

$$z = Dy_1 + Dy_2 + Ny_1$$

In this case, choosing the Mealy model results in a simpler circuit.

6.20. Use w as the clock. Then the state table is

Present state	Next state	Output z_1z_0
A	B	0 0
B	C	1 0
C	D	0 1
D	A	1 1

The state-assigned table is


Present state y_1y_0	Next state Y_1Y_0	Output z_1z_0
0 0	1 0	0 0
1 0	0 1	1 0
0 1	1 1	0 1
1 1	0 0	1 1

The next-state expressions are

$$Y_1 = \overline{y}_1$$

$$Y_2 = y_1 \oplus y_2$$


The resulting circuit is



6.21. From the state-assigned table given in the solution to Problem 6.20, the excitation table for JK flip-flops is

Present state y_1y_0	Flip-flop inputs		Output z_1z_0
	J_1K_1	J_0K_0	
0 0	1 d	0 d	0 0
1 0	d 1	1 d	1 0
0 1	1 d	d 0	0 1
1 1	d 1	d 1	1 1


The flip-flop inputs are $J_1 = K_1 = 1$ and $J_2 = K_2 = y_1$. The resulting circuit is



6.22. From the state-assigned table given in the solution to Problem 6.20, the excitation table for T flip-flops is

Present state y_1y_0	Flip-flop inputs		Output z_1z_0
	T_1	T_0	
0 0	1	0	0 0
1 0	1	1	1 0
0 1	1	0	0 1
1 1	1	1	1 1

The flip-flop inputs are $T_1 = 1$ and $T_2 = y_1$. The resulting circuit is



6.23. The state diagram is

Present state	Next state		Output $z_2 z_1 z_0$
	$w = 0$	$w = 1$	
A	A	B	0 0 0
B	B	C	0 0 1
C	C	D	0 1 0
D	D	E	0 1 1
E	E	F	1 0 0
F	F	A	1 0 1

The state-assigned table is

Present state $y_2y_1y_0$	Next state		Output $z_2z_1z_0$
	$w = 0$	$w = 1$	
	$Y_2Y_1Y_0$		
000	000	001	000
001	001	010	001
010	010	011	010
011	011	100	011
100	100	101	100
101	101	000	101

The next-state expressions are

$$\begin{aligned}
 Y_2 &= \bar{y}_0 y_2 + \bar{w} y_2 + w y_0 y_1 \\
 Y_1 &= \bar{y}_0 y_1 + \bar{w} y_1 + w y_0 \bar{y}_1 \bar{y}_2 \\
 Y_0 &= \bar{w} y_0 + w \bar{y}_0
 \end{aligned}$$

The outputs are: $z_2 = y_2$, $z_1 = y_1$, and $z_0 = y_0$.

6.24. Using the state-assigned table given in the solution for problem 6.23, the excitation table for JK flip-flops is

Present state $y_2y_1y_0$	Flip-flop inputs						Outputs $z_2z_1z_0$
	$w = 0$			$w = 1$			
	J_2K_2	J_1K_1	J_0K_0	J_2K_2	J_1K_1	J_0K_0	
000	0 d	0 d	0 d	0 d	0 d	1 d	000
001	0 d	0 d	d 0	0 d	1 d	d 1	001
010	0 d	d 0	0 d	0 d	d 0	1 d	010
011	0 d	d 0	d 0	1 d	d 1	d 1	011
100	d 0	0 d	0 d	d 0	0 d	1 d	100
101	d 0	0 d	d 0	d 1	0 d	d 1	101

The expressions for the inputs of the flip-flops are

$$J_2 = wy_1y_0$$

$$K_2 = wy_2y_0$$

$$J_1 = w\bar{y}_2y_0$$

$$K_1 = wy_0$$

$$J_0 = w$$

$$K_0 = w$$

The outputs are: $z_2 = y_2$, $z_1 = y_1$, and $z_0 = y_0$.

6.25. Using the state-assigned table given in the solution for problem 6.23, the excitation table for T flip-flops is

Present state $y_2y_1y_0$	Flip-flop inputs		Outputs $z_2z_1z_0$
	$w = 0$	$w = 1$	
	$T_2T_1T_0$	$T_2T_1T_0$	
000	000	001	000
001	000	011	001
010	000	001	010
011	000	111	011
100	000	001	100
101	000	101	101

The expressions for T inputs of the flip-flops are

$$T_2 = wy_1y_0 + wy_2y_0$$

$$T_1 = w\bar{y}_2y_0$$

$$T_0 = w$$

The outputs are: $z_2 = y_2$, $z_1 = y_1$, and $z_0 = y_0$.

6.26. The state diagram is

Present state	Next state		Count
	$w = 0$	$w = 1$	
A	H	C	0
B	A	D	1
C	B	E	2
D	C	F	3
E	D	G	4
F	E	H	5
G	F	A	6
H	G	B	7

The state-assigned table is

	Present state $y_2y_1y_0$	Next state		Output $z_2z_1z_0$
		$w = 0$	$w = 1$	
		$Y_2Y_1Y_0$	$Y_2Y_1Y_0$	
A	0 0 0	1 1 1	0 1 0	0 0 0
B	0 0 1	0 0 0	0 1 1	0 0 1
C	0 1 0	0 0 1	1 0 0	0 1 0
D	0 1 1	0 1 0	1 0 1	0 1 1
E	1 0 0	0 1 1	1 1 0	1 0 0
F	1 0 1	1 0 0	1 1 1	1 0 1
G	1 1 0	1 0 1	0 0 0	1 1 0
H	1 1 1	1 1 0	0 0 1	1 1 1

The next-state expressions (inputs to D flip-flops) are

$$\begin{aligned}
 D_2 &= Y_2 = w\bar{y}_2y_1 + \bar{w}y_2y_1 + wy_2\bar{y}_1 + \bar{w}y_2y_0 + \bar{y}_2\bar{y}_1\bar{y}_0w \\
 D_1 &= Y_1 = w\bar{y}_1 + \bar{y}_1\bar{y}_0 + \bar{w}y_1y_0 \\
 D_0 &= Y_0 = \bar{y}_0\bar{w} + y_0w
 \end{aligned}$$

The outputs are: $z_2 = y_2$, $z_1 = y_1$, and $z_0 = y_0$.

6.27. From the state-assigned table given in the solution to problem 6.26, the excitation table for JK flip-flops is

Present state $y_2y_1y_0$	Flip-flop inputs						Outputs $z_2z_1z_0$
	$w = 0$			$w = 1$			
	J_2K_2	J_1K_1	J_0K_0	J_2K_2	J_1K_1	J_0K_0	
000	1 d	1 d	1 d	0 d	1 d	0 d	000
001	0 d	0 d	d 1	0 d	1 d	d 0	001
010	0 d	d 1	1 d	1 d	d 1	0 d	010
011	0 d	d 0	d 1	1 d	d 1	d 0	011
100	d 1	1 d	1 d	d 0	1 d	0 d	100
101	d 0	0 d	d 1	d 0	1 d	d 0	101
110	d 0	d 1	1 d	d 1	d 1	0 d	110
111	d 0	d 0	d 1	d 1	d 1	d 0	111

The expressions for J and K inputs to the three flip-flops are

$$J_2 = y_1w + \overline{y_1}\overline{y_0}\overline{w}$$

$$K_2 = J_2$$

$$J_1 = w + \overline{y_0}$$

$$K_1 = J_1$$

$$J_0 = \overline{w}$$

$$K_0 = J_0$$

The outputs are: $z_2 = y_2$, $z_1 = y_1$, and $z_0 = y_0$.

6.28. From the state-assigned table given in the solution to problem 6.26, the excitation table for T flip-flops is

Present state $y_2y_1y_0$	Flip-flop inputs		Outputs $z_2z_1z_0$
	$w = 0$	$w = 1$	
	$T_2T_1T_0$	$T_2T_1T_0$	
000	111	010	000
001	001	010	001
010	011	110	010
011	001	110	011
100	111	010	100
101	001	010	101
110	011	110	110
111	001	110	111

The expressions for T inputs of the flip-flops are

$$T_2 = \overline{y_1}\overline{y_0}\overline{w} + y_1w$$

$$T_1 = w + \overline{y_0}$$

$$T_0 = \overline{w}$$

The outputs are: $z_2 = y_2$, $z_1 = y_1$, and $z_0 = y_0$.

6.29. The next-state and output expressions are

$$\begin{aligned} D_1 &= Y_1 = w(y_1 + y_2) \\ D_2 &= Y_2 = w(\overline{y}_1 + \overline{y}_2) \\ z &= y_1 \overline{y}_2 \end{aligned}$$

The corresponding state-assigned table is

Present state $y_2 y_1$	Next state		Output z
	$w = 0$	$w = 1$	
	$Y_2 Y_1$	$Y_2 Y_1$	
0 0	0 0	1 0	0
0 1	0 0	1 1	1
1 0	0 0	1 1	0
1 1	0 0	0 1	0

This leads to the state table

Present state	Next state		Output
	$w = 0$	$w = 1$	z
A	A	C	0
B	A	D	1
C	A	D	0
D	A	B	0

The circuit produces $z = 1$ whenever the input sequence on w comprises a 0 followed by an even number of 1s.

6.30. The Verilog code based on the style of code in Figure 6.29 is

```
module prob8_30 (Clock, Resetn, D, N, z);
  input Clock, Resetn, D, N;
  output z;
  reg [3:1] y, Y;
  wire [1:0] K;
  parameter [3:1] S1 = 3'b000, S2 = 3'b001, S3 = 3'b010, S4 = 3'b011, S5 = 3'b100;

  // Define the next state combinational circuit
  assign K = {D, N};
  always @(K, y)
    case (y)
      S1: if (K == 2'b00) Y = S1;
          else if (K == 2'b01) Y = S3;
          else if (K == 2'b10) Y = S2;
          else Y = 3'bxxx;
      S2: if (K == 2'b00) Y = S2;
          else if (K == 2'b01) Y = S4;
          else if (K == 2'b10) Y = S5;
          else Y = 3'bxxx;
      S3: if (K == 2'b00) Y = S3;
          else if (K == 2'b01) Y = S2;
          else if (K == 2'b10) Y = S4;
          else Y = 3'bxxx;
      S4: if (K == 2'b00) Y = S1;
          else Y = 3'bxxx;
      S5: if (K == 2'b00) Y = S3;
          else Y = 3'bxxx;
      default: Y = 3'bxxx;
    endcase

  // Define the sequential block
  always @(negedge Resetn, posedge Clock)
    if (Resetn == 0) y <= S1;
    else y <= Y;

  // Define output
  assign z = (y == S4) | (y == S5);

endmodule
```

6.31. The Verilog code based on the style of code in Figure 6.34 is

```

module prob8_31 (Clock, Resetn, D, N, z);
  input Clock, Resetn, D, N;
  output z;
  reg [3:1] y;
  wire [1:0] K;
  parameter [3:1] S1 = 3'b000, S2 = 3'b001, S3 = 3'b010, S4 = 3'b011, S5 = 3'b100;

  assign K = {D, N};
  // Define the sequential block
  always @(negedge Resetn, posedge Clock)
    if (Resetn == 0) y <= S1;
    else
      case (y)
        S1: if (K == 2'b00) y <= S1;
            else if (K == 2'b01) y <= S3;
            else if (K == 2'b10) y <= S2;
            else y <= 3'bxxx;
        S2: if (K == 2'b00) y <= S2;
            else if (K == 2'b01) y <= S4;
            else if (K == 2'b10) y <= S5;
            else y <= 3'bxxx;
        S3: if (K == 2'b00) y <= S3;
            else if (K == 2'b01) y <= S2;
            else if (K == 2'b10) y <= S4;
            else y <= 3'bxxx;
        S4: if (K == 2'b00) y <= S1;
            else y <= 3'bxxx;
        S5: if (K == 2'b00) y <= S3;
            else y <= 3'bxxx;
        default: y <= 3'bxxx;
      endcase

  // Define output
  assign z = (y == S4) | (y == S5);

endmodule

```

6.32. The Verilog code based on the style of code in Figure 6.29 is

```

module prob8_32 (Clock, Resetn, D, N, z);
  input Clock, Resetn, D, N;
  output reg z;
  reg [2:1] y, Y;
  wire [1:0] K;
  parameter [2:1] S1 = 2'b00, S2 = 2'b01, S3 = 2'b10;

  cont'd

```

```

// Define the next state and output combinational circuits
assign K = {D, N};
always @(K, y)
    case (y)
        S1: if (K == 2'b00)      begin
            Y = S1;  z = 0;
            end
            else if (K == 2'b01) begin
            Y = S3;  z = 0;
            end
            else if (K == 2'b10) begin
            Y = S2;  z = 0;
            end
            else                begin
            Y = 2'bxx;  z = 1'bx;
            end
        S2: if (K == 2'b00)      begin
            Y = S2;  z = 0;
            end
            else if (K == 2'b01) begin
            Y = S1;  z = 1;
            end
            else if (K == 2'b10) begin
            Y = S3;  z = 1;
            end
            else                begin
            Y = 2'bxx;  z = 1'bx;
            end
        S3: if (K == 2'b00)      begin
            Y = S3;  z = 0;
            end
            else if (K == 2'b01) begin
            Y = S2;  z = 0;
            end
            else if (K == 2'b10) begin
            Y = S1;  z = 1;
            end
            else                begin
            Y = 2'bxx;  z = 1'bx;
            end
        default:              begin
            Y = 2'bxx;  z = 1'bx;
            end
    endcase

// Define the sequential block
always @(negedge Resetn, posedge Clock)
    if (Resetn == 0) y <= S1;
    else y <= Y;
endmodule

```

6.33. The Verilog code based on the style of code in Figure 6.34 is

```

module prob8_33 (Clock, Resetn, D, N, z);
  input Clock, Resetn, D, N;
  output z;
  reg [2:1] y;
  wire [1:0] K;
  parameter [2:1] S1 = 2'b00, S2 = 2'b01, S3 = 2'b10;

  assign K = {D, N};
  // Define the sequential block
  always @(negedge Resetn, posedge Clock)
    if (Resetn == 0) y <= S1;
    else
      case (y)
        S1: if (K == 2'b00) y <= S1;
           else if (K == 2'b01) y <= S3;
           else if (K == 2'b10) y <= S2;
           else y <= 2'bxx;
        S2: if (K == 2'b00) y <= S2;
           else if (K == 2'b01) y <= S1;
           else if (K == 2'b10) y <= S3;
           else y <= 2'bxx;
        S3: if (K == 2'b00) y <= S3;
           else if (K == 2'b01) y <= S2;
           else if (K == 2'b10) y <= S1;
           else y <= 2'bxx;
        default: y <= 2'bxx;
      endcase

  // Define output
  assign z = ((y == S2) & ((K == 2'b01) | (K == 2'b10))) | ((y == S3) & (K == 2'b10));

endmodule

```

6.34. Verilog code for the FSM in Figure P6.1 is


```
module prob8_34 (Clock, Resetn, w, z);
  input Clock, Resetn, w;
  output z;
  reg [2:1] y, Y;
  parameter [2:1] A = 2'b00, B = 2'b01, C = 2'b10, D = 2'b11;

  // Define the next state combinational circuit
  always @(w, y)
    case (y)
      A: if (w) Y = C;
         else Y = A;
      B: if (w) Y = D;
         else Y = A;
      C: if (w) Y = D;
         else Y = A;
      D: if (w) Y = B;
         else Y = A;
    endcase


  // Define the sequential block
  always @(negedge Resetn, posedge Clock)
    if (Resetn == 0) y <= A;
    else y <= Y;

  // Define output
  assign z = (y == B);
endmodule
```


6.35. An ASM chart for the FSM in Figure 6.57 is



6.36. An ASM chart for the FSM in Figure 6.58 is



6.37. To ensure that the device 3 will get serviced the FSM in Figure 6.72 can be modified as follows:



6.39. The circuit in Figure 6.97 can be specified as follows:

```

module converter (B, Load, Clock, z);
    input [7:0] B;
    input Load, Clock;
    output reg z;
    reg [3:0] Count;
    reg y, Y;
    reg [7:0] QB;
    wire w, p, Sel, D;
    parameter Even = 1'b0, Odd = 1'b1;

    shiftrne shift_B (B, Load, 1'b1, 1'b0, Clock, QB);
    assign w = QB[0];
    assign D = Sel ? p : w;

    // FSM
    // Output and next state combinational circuit
    always @(QB, y)
        case (y)
            Even: begin
                    if (w) Y = Odd;
                    else Y = Even;
                end
            Odd: begin
                    if (w) Y = Even;
                    else Y = Odd;
                end
            default: Y = Even;
        endcase
    assign p = (y == Odd);

    // Sequential block
    always @(posedge Clock)
        if (Load) y <= Even;
        else y <= Y;

    // Control the shifting process
    always @(posedge Clock)
        if (Load) Count = 0;
        else Count = Count + 1;
    assign Sel = (Count == 4'b1000);

    // Output flip-flop
    always @(posedge Clock)
        z = D;

endmodule

```

```


module shiftrne (R, L, E, w, Clock, Q);
  parameter n = 8;
  input [n-1:0] R;
  input L, E, w, Clock;
  output reg [n-1:0] Q;
  integer k;

  always @(posedge Clock)
    if (L)
      Q <= R;
    else if (E)
      begin
        for (k = n-1; k > 0; k = k-1)
          Q[k-1] <= Q[k];
        Q[n-1] <= w;
      end

endmodule

```

- 6.40. We can use the scheme given in Figure 6.39. However, instead of adding the vector B in its existing form, we need its 2's complement. This can be done by using the rule for finding 2's complements, in section 3.3.1. Rather than generating the 2's complement of B explicitly, we can change the specification of the Adder FSM to deal with the bits of B using the rule. As a straightforward attempt, we can introduce an extra state to complement the incoming bits of B after the first 1 has been detected. This leads to the following state diagram



The corresponding state table is

Present state	Next state				Output s			
	$ab = 00$	01	10	11	00	01	10	11
G	G	K	G	H	0	1	1	0
H	H	K	H	H	0	1	1	0
K	K	K	H	K	1	0	0	1

It is apparent that states G and H are equivalent, hence the table can be reduced to

Present state	Next state				Output s			
	$ab = 00$	01	10	11	00	01	10	11
G	G	K	G	G	0	1	1	0
K	K	K	G	K	1	0	0	1

The state assigned table is

Present state y	Next state				Output			
	$ab = 00$	01	10	11	00	01	10	11
	Y				s			
0	0	1	0	0	0	1	1	0
1	1	1	0	1	1	0	0	1

The resulting next state and output expressions are

$$Y = \bar{a}b + \bar{a}y + by$$

$$s = a \oplus b \oplus y$$

These expressions define a *full subtractor*, which replaces the *full adder* in Figure 6.43.

6.41. The circuit designed in Problem 6.41 can be specified by modifying the Verilog code in Figure 6.49 as follows:

```

module serial_subtractor (A, B, Reset, Clock, Sum);
  input [7:0] A, B;
  input Reset, Clock;
  output wire [7:0] Sum;
  reg [3:0] Count;
  reg s, y, Y;
  wire [7:0] QA, QB;
  wire Run;
  parameter G = 1'b0, K = 1'b1;

  shiftrne shift_A (A, Reset, 1'b1, 1'b0, Clock, QA);
  shiftrne shift_B (B, Reset, 1'b1, 1'b0, Clock, QB);
  shiftrne shift_Sum (8'b0, Reset, Run, s, Clock, Sum);

  // Adder FSM
  // Output and next state combinational circuit
  always @(QA, QB, y)
    case (y)
      G: begin
          s = QA[0] ^ QB[0];
          if (~QA[0] & QB[0]) Y = K;
          else Y = G;
        end
      H: begin
          s = QA[0] ~^ QB[0];
          if (QA[0] & ~QB[0]) Y = G;
          else Y = K;
        end
      default: Y = G;
    endcase

  // Sequential block
  always @(posedge Clock)
    if (Reset) y <= G;
    else y <= Y;

  // Control the shifting process
  always @(posedge Clock)
    if (Reset) Count = 8;
    else if (Run) Count = Count - 1;
  assign Run = |Count;

endmodule

```

6.42. Since we are using the minimum number of state bits, $k = \log_2 n$, then there are n choices for the first state code, $n - 1$ for the second state code, and so on, leading to $n!$ possible combinations of state codes.