Soc Lab - Lab1

311510216 廖智緯

一、簡介

Lab1 所實作的系統是一個乘法器,來實現九九乘法表。

二、觀察與學習

觀察:

1. 設定 Directive

#pragma:可設定 INTERFACE,此 Lab 將 INTERFACE 設定成 AXILite 若沒有#pragma,可直接在 Directive 上設定相關資訊。

加入 Directive 有兩種方式,一種是 inline,即使用#pragma,另一種是使用 directive.tcl 來控制。

使用 inline 方式是當需要將 source code 分享到 github 或給其他人參考時, inline 方法可以更完整的將自己的 design 資訊告訴別人,因為#pragma 也屬於 design 的一部份,可以定義使用到的架構,而別人會比較好懂我設計的方式;而直接使用 directive.tcl 來控制是在一開始需要測試多種不同的 pragma 或 solution,使用起來會較方便,但會相較 inline 起來 design 不完整,不過最後分享出去時還是使用 inline 較佳。

2. 脚 C simulation

設定完 Directive 後,可以跑 C simulation 來驗證 source code 的.cpp 檔(C code)是否正確。

3.跑 C synthesis

跑完 C simulation 後確認 code 的運作是正確的,即可跑 C synthesis 來合成。會使用到第一步設定好的 INTERFACE 資訊。

4.跑 Co simulation

需將 ap_ctrl_none 拿掉,因為跑 co simulation 時需要有 block error 來去做 simulation,不然會報錯。

Dump Trace: ALL=可以把所有的波形的 Dump 下來

學習:

學會如何跑一次完整流程,並將.bit/.hwh 檔上傳到 FPGA 板上做驗證。且了解 C simulation、C synthesis、Co simulation 各別的含意和用途。

三、截圖

1. Performance

+	+ Performance & Resource Estimates:															
PS: '+' for module; 'o' for loop; '*' for dataflow																
								Iteration				 				
			& Loops	Type	Slack	(cycles)	(ns)	Latency	Interval	Count	Pipelined	BRAM	DSP	FF	LUT	URAM
		+ m	ultip_2num		0.39	3	30.000	-	4	·	no	·	3 (1%)	409 (~0%)	307 (~0%)	-
I	ı	+														++

2. Utilization

===Utilization Estimates									
* Summary:									
Name	BRAM_18K	DSP	FF	LUT	URAM				
DSP	i -i	- 1	-i	- i	- i				
Expression	i -i	- İ	- İ	- i	-i				
FIFO	l -l	- [-	-1	-				
Instance	0	3	309	282	-				
Memory	I -I	- [-1	-1	-1				
Multiplexer	1 -1	-	-1	25	-1				
Register	I -I	-	100	-1	-1				
+	++	+	+	+	+				
Total	0	3	409	307	0				
+	++	+	+	+	+				
Available	280	220	106400	53200	0				
+	++	+	+	+	+				
Utilization (%)	0	1	~0	~0	0				
+	++	+	+	+	+				

```
Detail:
 * Instance:
                                   | BRAM_18K| DSP| FF | LUT | URAM|
       Instance
                         Module
 0 144 232
                                          0
                                                            0
                                          0
                                              3 165
                                                      501
                                                            0|
                                             3 309 282
                                                            0
 * DSP:
 N/A
 * Memory:
 N/A
 * FIF0:
 N/A
 * Expression:
 N/A
 * Multiplexer:
    Name | LUT | Input Size | Bits | Total Bits |
 |ap_NS_fsm | 25|
                      5
                           1
                                    5
 Total
        25
                     5 1
 +-----
 * Register:
               | FF | LUT| Bits| Const Bits|
       Name
                 | 4|
| 32|
 ap_CS_fsm
                       0
                            4
                                     0
 mul_ln12_reg_71
                        0
                           32
                                      0
 n32In1_read_reg_66
                            32
                                      0
                   32
                        0
 |n32In2_read_reg_61 | 32|
                       0
                           32
                                     0
 Total
                 100 0 100
                                     0
```

3. Interface

```
HW Interfaces
 S AXILITE Interfaces
 Interface | Data Width | Address Width | Offset | Register |
| s_axi_control | 32
                                                           0
                                 6
                                                   | 16
* S_AXILITE Registers
| Interface | Register
                                    | Offset | Width | Access | Description
                                                                                                         | Bit Fields
 s_axi_control | n32In1
                                       0x10
                                                 32
                                                                     Data signal of n32In1
                                                          | W
| R
| R

    s_axi_control | n32In2 | 0x18


    s_axi_control | pn32ResOut | 0x20


    s_axi_control | pn32ResOut_ctrl | 0x24


                                                                     Data signal of n32In2
                                                 32
                                                 32
                                                                     Data signal of pn32ResOut
                                                 32
                                                                     | Control signal of pn32ResOut | 0=pn32ResOut_ap_vld |
 TOP LEVEL CONTROL
                              Ports
 Interface | Type
 ap_clk | clock |
ap_rst_n | reset |
ap_ctrl | ap_ctrl_none |
                               ap_clk
                                ap_rst_n
```

== Interface										
=======================================										
* Summary:										
+	++	+		+-	+					
RTL Ports	Dir	Bits	Protocol	Source Object	C Type					
+	++	+			+					
s_axi_control_AWVALID	in	1	s_axi	control	pointer					
s_axi_control_AWREADY	out	1	s_axi	control	pointer					
s_axi_control_AWADDR	in	6	s_axi	control	pointer					
s_axi_control_WVALID	in	1	s_axi	control	pointer					
s_axi_control_WREADY	out	1	s_axi	control	pointer					
s_axi_control_WDATA	in	32	s_axi	control	pointer					
s_axi_control_WSTRB	in	4	s_axi	control	pointer					
s_axi_control_ARVALID	in	1	s_axi	control	pointer					
s_axi_control_ARREADY	out	1	s_axi	control	pointer					
s_axi_control_ARADDR	in	6	s_axi	control	pointer					
s_axi_control_RVALID	out	1	s_axi	control	pointer					
s_axi_control_RREADY	in	1	s_axi	control	pointer					
s_axi_control_RDATA	out	32	s_axi	control	pointer					
s_axi_control_RRESP	out	2	s_axi	control	pointer					
s_axi_control_BVALID	out	1	s_axi	control	pointer					
s_axi_control_BREADY	in	1	s_axi	control	pointer					
s_axi_control_BRESP	out	2	s_axi	control	pointer					
ap_clk	in	1	ap_ctrl_none	multip_2num	return value					
ap_rst_n	in	1	ap_ctrl_none	multip_2num	return value					
+	++	+			+					

4. Co-simulation transcript/waveform







5. Jupyter Notebook execution results

```
In [9]:
         # coding: utf-8
         # In[ ]:
         from __future__ import print_function
         import sys, os
         sys.path.append('/home/xilinx')
         os.environ['XILINX_XRT'] = '/usr'
         from pynq import Overlay
             __name__ == "__main__":
print("Entry:", sys.argv[0])
             print("System argument(s):", len(sys.argv))
             print("Start of \"" + sys.argv[0] + "\"")
             ol = Overlay("/home/xilinx/jupyter_notebooks/Multip2Num.bit")
             regIP = ol.multip_2num_0
             for i in range(9):
                 print("======"")
                 for j in range(9):
                     regIP.write(0x10, i + 1)
                     regIP.write(0x18, j + 1)
                     Res = regIP.read(0x20)
print(str(i + 1) + " * " + str(j + 1) + " = " + str(Res))
             print("Exit process")
```

```
Entry: /usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel_la
System argument(s): 3
Start of "/usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel
 launcher.py"
1 * 1 = 1
1 * 2 = 2
1 * 3 = 3
1 * 4 = 4
1 * 5 = 5
1 * 6 = 6
1 * 7 = 7
1 * 8 = 8
1 * 9 = 9
2 * 1 = 2
2 * 2 = 4
2 * 3 = 6
2 * 6 = 12
2 * 7 = 14
2 * 8 = 16
3 * 1 = 3
3 * 6 = 18
3 * 7 = 21
3 * 8 = 24
4 * 1 = 4
4 * 2 = 8
4 * 3 = 12
4 * 5 = 20
4 * 6 = 24
4 * 7 = 28
4 * 8 = 32
4 * 9 = 36
 -----
5 * 1 = 5
5 * 2 = 10
5 * 5 = 25
5 * 6 = 30
5 * 7 = 35
5 * 8 = 40
5 * 9 = 45
6 * 1 = 6
6 * 2 = 12
6 * 3 = 18
6 * 4 = 24
6 * 6 = 36
6 * 7 = 42
6 * 8 = 48
6 * 9 = 54
 -----
7 * 1 = 7
7 * 1 = 7
7 * 2 = 14
7 * 3 = 21
7 * 4 = 28
7 * 5 = 35
7 * 6 = 42
7 * 7 = 49
7 * 8 = 56
7 * 9 = 63
.....
8 * 1 = 8
8 * 2 = 16
8 * 3 = 24
8 * 4 = 32
8 * 5 = 40
8 * 6 = 48
8 * 7 = 56
8 * 8 = 64
8 * 9 = 72
9 * 1 = 9
9 * 2 = 18
9 * 3 = 27
9 * 4 = 36
9 * 5 = 45
9 * 6 = 54
9 * 7 = 63
9 * 8 = 72
9 * 9 = 81
Exit process
```