# Soc Lab - Lab2

# 311510216 廖智緯

### 一、簡介

FIR 濾波器是一種數字信號處理濾波器,用於處理離散時間信號。這個特定的函式 fir\_n11\_maxi 被設計用於處理 32 位整數信號,並且需要一組濾波器係數 an32Coef 以及一個用於指定處理數據長度的參數 regXferLeng。

### 以下是主要部分的工作流程:

- 1.初始化一個靜態整數陣列 an32ShiftReg,用作移位寄存器,其大小為 N。
- 2.計算要處理的數據數量 n32NumXfer4B, 這是 regXferLeng 除以 32 位整數大小的向上捨入值。
- 3. 進入主要的循環 XFER LOOP,該循環將處理每個32位整數數據。
- 在 XFER LOOP 循環中,以下是每個數據元素的處理步驟:
- 1.初始化一個累加器 n32Acc 為零,用於存儲輸出數據。
- 2.從輸入數據陣列 pn32HPInput 中讀取一個 32 位整數 n32Temp。
- 3. 進入內部循環 SHIFT\_ACC\_LOOP, 這是 FIR 濾波器的核心部分,用於計算輸出數據。
- 4.在 SHIFT\_ACC\_LOOP 中,對移位寄存器 an32ShiftReg 進行循環移位操作,同時計算移位寄存器的最後一個元素 n32Data。
- 5.將 n32Data 乘以相應的濾波器係數 an32Coef,並將結果添加到 n32Acc 累加器中。
- 6.將 n32Acc 的值寫入輸出數據陣列 pn32HPOutput。
- 最終,XFER\_LOOP 循環處理完所有輸入數據後,該函式返回。這個函式的目的 是通過 FIR 濾波器處理輸入數據,並將結果存儲在輸出數據陣列中,以達到信 號處理的目的。

### 二、觀察與學習

Differences between MAXI and Stream interface:兩者差別在於有無 address 來做存取,MAXI 有 address、Stream 沒有,因此 Stream 需要使用到 DMA 來幫助連接到 PS side。

Differences between csim and cosim: Csim: 驗證演算法 coding function 是否正確,testbench 和 kernel function 都是 C code,然後將兩者 compile 起來變成.exe 檔,在 host CPU 上跑;Cosim: Testbench 是 C code,kernel function 是 verilog code,且 verilog code 會在 simulator 上跑。


學會如何跑一次完整流程,並將.bit/.hwh 檔上傳到 FPGA 板上做驗證。且了解 C simulation、C synthesis、Co simulation 各別的含意和用途。


Lab2 使用到 KV260 這塊板子,也學會如何設定 KV260 這塊板子上的相關參數,以及如何運作。

### 三、截圖

#### 1. Performance

#### MAXI:







# 2. Utilization

# MAXI:

== Utilization Estimates == Summary:										
+	+				+					
Name	BRAM_18K	DSP	FF	LUT	URAM					
laca.					+					
DSP	-		-	_	-!					
Expression	-	-	0	40	-1					
FIFO	-	-	-	-	-					
Instance	4	33	1764	2021	0					
Memory	-	-	-	-	-1					
Multiplexer	-	-	-	175	-1					
Register	-	-	525	-	- i					
+										
Total	4	33	2289	2236	0					
+					+					
Available	288	1248	234240	117120	64					
+	+				+					
Utilization (%)	1	2	~0	1	0					
+	+				+					

+ Detail:																	
* Instance:																	
+					+-						+		+				+
I Ir	stanc	e			-		1	Modu	le		[	RAM_18K	DSP	FF	LUT	URAM	ı
+					+-								+				+
control_s_axi_U  grp_fir_n11_maxi_Pip					Ic	ontrol_s_a	axi				1	0	0	294	436	0	
grp fir n11 maxi Pir	eline	XFER_LO	OP_fi	238	İf	ir n11 max	ci P	ipel	ine_X	FER_LO	OP	0	33	640	891	0	i
gmem m axi U					l g	mem m axi					i	4	0	830	694	0	i
gmem_m_axi_U +																	+
[Total													221	1764	2021		
+																	
* DSP:																	
N/A																	
* Memory:																	
N/A																	
* FIFO:																	
N/A																	
* Expression:																	
+	+		+		+		+			+							
Variable Name	Ope	ration	DSP	FF	LUT	Bitwidth	P0	Bit	width	P1							
+	+		+		+					+							
add_ln16_fu_285_p2	1	+	0	0	40		33			2							
+	+		+		+		+			+							
+	+		+		+					+							
* Multiplexer:																	
+																	
Name	LUT	Input S	ize	Bits	To	tal Bits											
+			+		+												
an32Coef_address0	65		12	4	1	48											
ap_NS_fsm	65		14	1	1	14											
gmem_ARVALID	9		2	1	1	2											
gmem_AWVALID	9		2	1	1	2											
gmem_BREADY	9		2	1	Ĺ	2											
emem RREADY	91		21	1	1	2											
gmem_WVALID	9		2	1	i i	2											
+					+												
Total	175		36	10	1	72											
+			+		+	+											
* Register:																	
+																	
		Name						FF	LUT	Bits	Const	Bits					
+								+	+	+		+					
an32Coef_load_10_reg								32		32		0					
an32Coef_load_1_reg_								32				0					
an32Coef_load_2_reg_								32	9			0					
an32Coef_load_3_reg_								32	0	32		0					
an32Coef_load_4_reg								32	9	32		0					
an32Coef_load_5_reg_								32	9	32		0					
an32Coef_load_6_reg_								32	0	32		0					
an32Coef_load_7_reg_								32	9	32		0					
an32Coef_load_8_reg_								32	9	32		0					
an32Coef_load_9_reg_								32	9	32		0					
an32Coef_load_reg_36	17						ļ	32	9	32		0					
ap_CS_fsm							ļ	13	9	13		0					
grp_fir_n11_maxi_Pip		XFER_LO	OP_fi	u_238	_ap_	start_reg		1	0	1		0					
pn32HPInput_read_reg								64	0	64		0					
pn32HPOutput_read_re	g_407							64	0	64		0					
tmp_reg_422								31	0	31		0					
+							-		+	+							
Total							!	525	0	525		0					
+							-+-	+	+	+		+					

== Utilization Estimates  * Summary:										
Name	BRAM_18K	DSP	FF	LUT	URAM					
+	++	+	+	+	+					
DSP	-	-1	-	-1	-1					
Expression	I -i	-1	0	42	-1					
FIF0	- 1	-1	-	-	- [					
Instance	0	3	788	889	0					
Memory	- 1	-j	-	- i	- [					
Multiplexer	- i	-1	- 1	35	- i					
Register	- 1	-i	36	- i	- [					
+	++				+					
Total	0	3	824	966	0					
+	++	+		+	+					
Available	288	1248	234240	117120	64					
+	++	+		+	+					
Utilization (%)	0	~0	~0	~0	0					
+	++	+		+	+					

rtail: * Instance:													
Instance		i		Modu			<del>-</del>	BRAM_1	18K	DSP	FF	LUT	URAM
+ control_s_axi_U  grp_fir_n11_strm_Pipeline_XFER_L		contro	1_s_			FER_LOO	  P		0		154 634		0
Total		İ					i		0	3	788	889	0
* DSP: N/A													
* Memory: N/A													
* FIFO: N/A													
* Expression:								+					
Variabl					Ope	ration	DSP	FF  L	LUT	Bitwi	idth P	0  Bit	width
add_ln20_fu_177_p2  grp_fir_n11_strm_Pipeline_XFER_L	OOP_fu	_118_pstrmOut	put_	READY		+  and		0  0				3  1	
Total						ļ	0	0	42			4  -+	
* Multiplexer:													
Name	LUT	Input Size	Bits	Total	Bits								
ap_NS_fsm  pstrmInput_TREADY_int_regslice	26	5	1 1		5  2								
Total	35				7								
* Register:													
Name					LUT	Bits	Const	Bits	İ				
ap_CS_fsm  grp_fir_n11_strm_Pipeline_XFER_L  tmp_reg_193				4    1    31	0  0  0	4  1  31		0  0  0					
+ITotal				36	0	+- 36		0					

# 3. Interface

# MAXI:

Interface					
* Summary:					
* Summary:	•				
RTL Ports	Dir	Bits	Protocol	Source Object	C Type
s_axi_control_AWVALID	in	1	s_axi	control	array
s_axi_control_AWREADY	out	1	s_axi	control	array
s_axi_control_AWADDR	in	7	s_axi	control	array
s_axi_control_WVALID s axi_control_WREADY	in    out	1	s_axi  s_axi	control	array
s axi control WDATA	in	32	s axi	control	array
s_axi_control_WSTRB	in	4	s_axi	control	array
s_axi_control_ARVALID	in	1	s_axi	control	array
s_axi_control_ARREADY s axi_control_ARADOR	out in	1  7	s_axi  s_axi	control	array
s axi control RVALID	out	1	s_axi	control	array
s axi control RREADY	in	1	s_axi	control	array
s_axi_control_RDATA	out	32	s_axi	control	array
s_axi_control_RRESP	out	2	s_axi		array
s_axi_control_BVALID s_axi_control_BREADY	out	1	s_axi	control	array
s_axi_control_BRESP	out	1   2	s_axi  s axi	control	array
ap_clk	in	1	ap_ctrl_hs		return value
ap_rst_n	in	1	ap_ctrl_hs		return value
interrupt	out	1	ap_ctrl_hs	:	return value
m_axi_gmem_AWVALID	out	1	m_axi		pointer
m_axi_gmem_AWREADY m_axi_gmem_AWADDR	in    out	64	m_axi  m_axi		pointer
m axi gmem AWID	out	1	m axi	gnen	pointer
m_axi_gmem_AWLEN	out	8	m_axi	gnen	pointer
m_axi_gmen_AWSIZE	out	3	m_axi		pointer
m_axi_gmem_AWBURST	out	2	m_axi	gnen	pointer
m_axi_gmem_AWLOCK m_axi_gmem_AWCACHE	out	2	m_axi  m_axi	gnen	pointer
m_axi_gmem_AMPROT	out	3	m axi	gnen	pointer
m_axi_gmem_AWQOS	out	4	m_axi	gnen	pointer
m_axi_gmem_AWREGION	out	4	m_axi	gnen	pointer
m_axi_gmem_AMUSER	out	1	m_axi	gnen	pointer
m_axi_gmem_WVALID m_axi_gmem_WREADY	out	1	m_axi  m axi	gnen	pointer
m_axi_gmem_WDATA	out	32	m_axi		pointer
m_axi_gmem_WSTRB	out	4	m_axi	gnen	pointer
m_axi_gmem_WLAST	out	1	m_axi	gmem	pointer
m_axi_gmem_WID	out	1	m_axi	gnen	pointer
m_axi_gmem_WUSER m_axi_gmem_ARVALID	out	1	m_axi  m_axi	gnen	pointer
m_axi_gmem_ARREADY	in	1	m axi	gnen	pointer
m_axi_gmem_ARADDR	out	64	m_axi	gnen	pointer
m_axi_gmem_ARID	out	1	m_axi	gnen	pointer
m_axi_gmem_ARLEN	out	8	m_axi	gnen	pointer
m_axi_gmem_ARSIZE m_axi_gmem_ARBURST	out	3	m_axi  m_axi	gnen	pointer  pointer
m_axi_gmem_ARLOCK	out	2	m_axi	gnen	pointer
m_axi_gmem_ARCACHE	out	4	m_axi		pointer
m_axi_gmem_ARPROT	out	3	m_axi	gnen	pointer
m_axi_gmem_ARQOS	out	4	m_axi	gnen	pointer
m_axi_gmem_ARREGION m_axi_gmem_ARUSER	out	4	m_axi  m_axi	gnen  gnen	pointer
m_axi_gmem_RVALID	in	1	m_axi	gnen	pointer
m_axi_gmem_RREADY	out	1	m_axi	gnen	pointer
m_axi_gmem_RDATA	in	32	m_axi		pointer
	in	1	m_axi	gnen	pointer
m_axi_gmem_RID m_axi_gmem_RUSER	in    in	1	m_axi  m_axi	gnen	pointer  pointer
	in	2	m_axi	gnen	pointer
	in	1	m_axi		pointer
m_axi_gmem_BREADY	out	1	m_axi	gnen	pointer
	in	2	m_axi	gnen	pointer
m_axi_gmem_BID m_axi_gmem_BUSER	in    in	1	m_axi  m_axi		pointer
INTAXT RINGUL DUSEK	10		m_ax1	gnen	poznicer

### Summary:    RTL Ports											
* Summary:    RTL Ports	== Interface										
RTL Ports   Dir   Bits   Protocol   Source Object   C Type											
S_axi_control_AWALID   in   1   S_axi   control   array     S_axi_control_AWADOR   in   7   S_axi   control   array     S_axi_control_AWADOR   in   7   S_axi   control   array     S_axi_control_WALID   in   1   S_axi   control   array     S_axi_control_WALID   in   1   S_axi   control   array     S_axi_control_WALID   in   1   S_axi   control   array     S_axi_control_WALID   in   32   S_axi   control   array     S_axi_control_WANALID   in   1   S_axi   control   array     S_axi_control_WANALID   in   1   S_axi   control   array     S_axi_control_ARADOR   in   7   S_axi   control   array     S_axi_control_ARADOR   in   7   S_axi   control   array     S_axi_control_RADOR   in   7   S_axi   control   array     S_axi_control_RADOR   in   1   ap_ctrl_hs   fir_nli_strm   return value     ap_rst_n   in   1   ap_ctrl_hs   fir_nli_strm   return value     pstrmInput_TOATA   in   32   axis   pstrmInput_V_dest_V   pointer     pstrmInput_TREADY   out   1   axis   pstrmInput_V_dest_V   pointer     pstrmInput_TISER   in   1   axis   pstrmInput_V_dest_V   pointer     pstrmInput_TISER   in   1   axis   pstrmInput_V_dest_V   pointer     pstrmInput_TISER   in   1   axis   pstrmInput_V_dest_V   pointer     pstrmOutput_TREADY   out   1   axis   pstrmOutput_V_dest_V   pointer     pstrmOutput_TREADY   in   1   axis   pstrmOutput_V_dest_V   pointer     pstrmOutput_TISER   out   4   axis   pstrmO											
S_axi_control_AWALID   in   1   S_axi   control   array     S_axi_control_AWADOR   in   7   S_axi   control   array     S_axi_control_AWADOR   in   7   S_axi   control   array     S_axi_control_WALID   in   1   S_axi   control   array     S_axi_control_WALID   in   1   S_axi   control   array     S_axi_control_WALID   in   1   S_axi   control   array     S_axi_control_WALID   in   32   S_axi   control   array     S_axi_control_WANALID   in   1   S_axi   control   array     S_axi_control_WANALID   in   1   S_axi   control   array     S_axi_control_ARADOR   in   7   S_axi   control   array     S_axi_control_ARADOR   in   7   S_axi   control   array     S_axi_control_RADOR   in   7   S_axi   control   array     S_axi_control_RADOR   in   1   ap_ctrl_hs   fir_nli_strm   return value     ap_rst_n   in   1   ap_ctrl_hs   fir_nli_strm   return value     pstrmInput_TOATA   in   32   axis   pstrmInput_V_dest_V   pointer     pstrmInput_TREADY   out   1   axis   pstrmInput_V_dest_V   pointer     pstrmInput_TISER   in   1   axis   pstrmInput_V_dest_V   pointer     pstrmInput_TISER   in   1   axis   pstrmInput_V_dest_V   pointer     pstrmInput_TISER   in   1   axis   pstrmInput_V_dest_V   pointer     pstrmOutput_TREADY   out   1   axis   pstrmOutput_V_dest_V   pointer     pstrmOutput_TREADY   in   1   axis   pstrmOutput_V_dest_V   pointer     pstrmOutput_TISER   out   4   axis   pstrmO	+	++									
s_axi_control_AWAREADY   out   1   s_axi   control   array   s_axi_control_AWADOR   in   7   s_axi   control   array   s_axi_control_AWADOR   in   7   s_axi   control   array   s_axi_control_AWADOR   in   1   s_axi   control   array   s_axi_control_AWALID   in   1   s_axi   control   array   s_axi_control_AWADOR   in   32   s_axi   control   array   s_axi_control_AWADOR   in   1   s_axi   control   array   s_axi_control_AWADOR   in   1   s_axi   control   array   s_axi_control_AWADOR   in   7   s_axi   control   array   s_axi_control_AWADOR   in   7   s_axi   control   array   s_axi_control_AWADOR   in   1   s_axi   control   array   s_axi_control_AWADOR   in   1   s_axi   control   array   s_axi_control_AWADOR   in   1   s_axi   control   array   s_axi_control_RWADOR   in   1   s_axi   control   array   s_axi_control_BWADOY   in   1   s_axi   control   array   s_axi_control_BWADOY   in   1   s_axi   control   array   s_axi_control_BWADOY   in   1   ap_ctrl_hs   fir_n11_strm   return value   ap_rst_n   in   1   ap_ctrl_hs   fir_n11_strm   return value   ap_rst_n   in   1   ap_ctrl_hs   fir_n11_strm   return value   ap_rst_n   in   1   axis   pstrmInput_V_data_V   pointer   pstrmInput_TOATA   in   32   axis   pstrmInput_V_dest_V   pointer   pstrmInput_TOATA   in   3   axis   pstrmInput_V_dest_V   pointer   pstrmInput_TISER   in   1   axis   pstrmInput_V_set_V   pointer   pstrmInput_TISER   in   1   axis   pstrmInput_V_set_V   pointer   pstrmOutput_TOATA   out   32   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TOATA   out   32   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TOATA   out   32   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TOATA   out	RTL Ports	Dir	Bits	Protocol	Source Object	C Type					
s_axi_control_AWAREADY   out   1   s_axi   control   array   s_axi_control_AWADOR   in   7   s_axi   control   array   s_axi_control_AWADOR   in   7   s_axi   control   array   s_axi_control_AWADOR   in   1   s_axi   control   array   s_axi_control_AWALID   in   1   s_axi   control   array   s_axi_control_AWADOR   in   32   s_axi   control   array   s_axi_control_AWADOR   in   1   s_axi   control   array   s_axi_control_AWADOR   in   1   s_axi   control   array   s_axi_control_AWADOR   in   7   s_axi   control   array   s_axi_control_AWADOR   in   7   s_axi   control   array   s_axi_control_AWADOR   in   1   s_axi   control   array   s_axi_control_AWADOR   in   1   s_axi   control   array   s_axi_control_AWADOR   in   1   s_axi   control   array   s_axi_control_RWADOR   in   1   s_axi   control   array   s_axi_control_BWADOY   in   1   s_axi   control   array   s_axi_control_BWADOY   in   1   s_axi   control   array   s_axi_control_BWADOY   in   1   ap_ctrl_hs   fir_n11_strm   return value   ap_rst_n   in   1   ap_ctrl_hs   fir_n11_strm   return value   ap_rst_n   in   1   ap_ctrl_hs   fir_n11_strm   return value   ap_rst_n   in   1   axis   pstrmInput_V_data_V   pointer   pstrmInput_TOATA   in   32   axis   pstrmInput_V_dest_V   pointer   pstrmInput_TOATA   in   3   axis   pstrmInput_V_dest_V   pointer   pstrmInput_TISER   in   1   axis   pstrmInput_V_set_V   pointer   pstrmInput_TISER   in   1   axis   pstrmInput_V_set_V   pointer   pstrmOutput_TOATA   out   32   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TOATA   out   32   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TOATA   out   32   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TOATA   out	1		+-								
s_axi_control_MVALID   in											
s_axi_control_WREADY   out   1   s_axi   control   array    s_axi_control_WREADY   out   1   s_axi   control   array    s_axi_control_WALTB   in   32   s_axi   control   array    s_axi_control_WALTB   in   4   s_axi   control   array    s_axi_control_ARVALID   in   1   s_axi   control   array    s_axi_control_ARRADY   out   1   s_axi   control   array    s_axi_control_ARRADDY   in   1   s_axi   control   array    s_axi_control_ARADDR   in   7   s_axi   control   array    s_axi_control_RADDR   in   7   s_axi   control   array    s_axi_control_RADDR   in   1   s_axi   control   array    s_axi_control_RADDR   out   32   s_axi   control   array    s_axi_control_RADDR   out   32   s_axi   control   array    s_axi_control_RADDR   out   1   s_axi   control   array    s_axi_control_RADDR   out   1   s_axi   control   array    s_axi_control_BREADY   in   1   s_axi   control   array    s_axi_control_BREADY   in   1   s_axi   control   array    s_axi_control_BRESP   out   2   s_axi   control   array    s_axi_control_BRESP   out   1   ap_ctrl_hs   fir_nll_strm   return value    pstrmInput_TOATA   in   1   axis   pstrmInput_V_dat_V   pointer    pstrmInput_TREEP   in   4   axis   pstrmInput_V_dest_V   pointer    pstrmInput_TISER   in   1   axis   pstrmInput_V_lest_V   pointer    pstrmOutput_TOATA   out   32   axis   pstrmOutput_V_dest_V   pointer    pstrmOutput_TOATA   out   32   axis   pstrmOutput_V_dest_V   pointer    pstrmOutput_TOATA   out											
s_axi_control_MCATA											
s_axi_control_MDATA											
s_axi_control_MSTRB   in											
s_axi_control_ARVALID   in   1   s_axi   control   array    s_axi_control_ARREADY   out   1   s_axi   control   array    s_axi_control_ARADDR   in   7   s_axi   control   array    s_axi_control_ARADDR   in   7   s_axi   control   array    s_axi_control_RVALID   out   1   s_axi   control   array    s_axi_control_RREADY   in   1   s_axi   control   array    s_axi_control_RREADY   in   1   s_axi   control   array    s_axi_control_RRESP   out   2   s_axi   control   array    s_axi_control_BRESP   out   1   s_axi   control   array    s_axi_control_BREADY   in   1   s_axi   control   array    s_axi_control_BRESP   out   2   s_axi   control   array    s_axi_control_BRESP   out   1   ap_ctrl_hs   fir_n11_strm   return value    ap_rst_n   in   1   ap_ctrl_hs   fir_n11_strm   return value    pstrmInput_TOATA   in   32   axis   pstrmInput_Vdest_V   pointer    pstrmInput_TREADY   out   1   axis   pstrmInput_Vdest_V   pointer    pstrmInput_TREADY   out   1   axis   pstrmInput_Vdest_V   pointer    pstrmInput_TUSER   in   1   axis   pstrmInput_Vset_V   pointer    pstrmInput_TUSER   in   1   axis   pstrmInput_Vset_V   pointer    pstrmOutput_TREADY   in   1   axis   pstrmOutput_Vdest_V   pointer    pstrmOutput_TUSER   out   4   axis   pstrmOu											
s_axi_control_ARREADY   out   1   s_axi   control   array   s_axi_control_ARADOR   in   7   s_axi   control   array   s_axi_control_RVALID   out   1   s_axi   control   array   s_axi_control_RREADY   in   1   s_axi   control   array   s_axi_control_RREADY   in   1   s_axi   control   array   s_axi_control_RREADY   in   1   s_axi   control   array   s_axi_control_RRESP   out   2   s_axi   control   array   s_axi_control_BRESP   out   1   s_axi   control   array   s_axi_control_BREADY   in   1   s_axi   control   array   s_axi_control_BREADY   in   1   s_axi   control   array   s_axi_control_BRESP   out   2   s_axi   control   array   s_axi_control_BRESP   out   1   ap_ctrl_hs   fir_n11_strm   return value   ap_rst_n   in   1   ap_ctrl_hs   fir_n11_strm   return value   ap_rst_n   in   1   ap_ctrl_hs   fir_n11_strm   return value   ap_rst_n   in   1   axis   pstrmInput_V_data_V   pointer   ap_strmInput_TVALID   in   1   axis   pstrmInput_V_dest_V   pointer   axis   pstrmInput_V_dest_V   pointer   axis   pstrmInput_V_dest_V   pointer   axis   pstrmInput_V_tesp_V   pointer   axis   pstrmOutput_V_tesp_V   po											
s_axi_control_ARADDR   in   7    s_axi   control   array    s_axi_control_RVALID   out   1    s_axi   control   array    s_axi_control_RREADY   in   1    s_axi   control   array    s_axi_control_RREADY   in   1    s_axi   control   array    s_axi_control_RRESP   out   2    s_axi   control   array    s_axi_control_RRESP   out   2    s_axi   control   array    s_axi_control_BREADY   in   1    s_axi   control   array    s_axi_control_BREADY   in   1    s_axi   control   array    s_axi_control_BRESP   out   2    s_axi   control   array    s_axi_control_BRESP   out   3    ap_ctrl_hs   fir_n11_strm   return value    s_axi_control_BRESP   out   1    ap_ctrl_hs   fir_n11_strm   return value    s_axi_control_BRESP   out   1    axis   pstrmInput_V_data_V   pointer    pstrmInput_TOATA   in   32    axis   pstrmInput_V_data_V   pointer    pstrmInput_TEADY   out   1    axis   pstrmInput_V_dest_V   pointer    pstrmInput_TEEP   in   4    axis   pstrmInput_V_strb_V   pointer    pstrmInput_TLAST   in   1    axis   pstrmInput_V_last_V   pointer    pstrmOutput_TOATA   out   32    axis   pstrmOutput_V_data_V   pointer    pstrmOutput_TOATA   out   3    axis   pstrmOutput_V_dest_V   pointer    pstrmOutput_TREADY   in   1    axis   pstrmOutput_V_dest_V   pointer    pstrmOutput_TOEST   out   1    axis   pstrmOutput_V_dest_V   pointer    pstrmOutput_TISTRB   out   4    axis   pstrmOutput_V_dest_V   pointer    pstrmOutput_TISTRB   out   4    axis   pstrmOutput_V_last_V   pointer    pstrmOutput_TISSER   out   1    axis   pstrmOutput_V_last_V   pointer											
s_axi_control_RVALID   out   1   s_axi   control   array    s_axi_control_RREADY   in   1   s_axi   control   array    s_axi_control_RDATA   out   32   s_axi   control   array    s_axi_control_RDATA   out   32   s_axi   control   array    s_axi_control_RRESP   out   2   s_axi   control   array    s_axi_control_BVALID   out   1   s_axi   control   array    s_axi_control_BREADY   in   1   s_axi   control   array    s_axi_control_BRESP   out   2   s_axi   control   array    s_axi_control_BRESP   out   1   ap_ctrl_hs   fir_n11_strm   return value    s_axi_control_BRESP   out   1   ap_ctrl_hs   fir_n11_strm   return value    s_axi_control_BRESP   out   1   axis   pstrmInput_Strm   return value    s_axi_control_BRESP   out   1   axis   pstrmInput_V_data   return value    s_axi_control_BREADY   out   1   axis   pstrmInput_V_data   return value    sptrmInput_TOATA   out   32   axis   pstrmInput_V_dest_V   pointer    pstrmInput_TISTR   in   1   axis   pstrmInput_V_dest_V   pointer    pstrmInput_TISTR   in   1   axis   pstrmInput_V_last_V   pointer    pstrmOutput_TOATA   out   32   axis   pstrmOutput_V_last_V   pointer    pstrmOutput_TOATA   out   32   axis   pstrmOutput_V_data_V   pointer    pstrmOutput_TOATA   out   1   axis   pstrmOutput_V_data_V   pointer    pstrmOutput_TOATA   out   4   axis   pstrmOutput_V_dest_V   pointer    pstrmOutput_TOATA   out   4   axis   pstrmOutput_V_dest_V   pointer    pstrmOutput_TOATA   out   4   axis   pstrmOutput_V_dest_V   pointer    pstrmOutput_TOATA   out   1   axis   pstrmOutput_V_dest_V   pointer    pstrmOutput_TOATA   out   1   axis   pstrmOutput_V_dest_V   pointer    pstrmOutput_TOATA   out   1   axis   pstrmOutput_V_dest_V   pointer											
s_axi_control_RREADY   in   1   s_axi   control   array   s_axi_control_RDATA   out   32   s_axi   control   array   s_axi_control_RRESP   out   2   s_axi   control   array   s_axi_control_RRESP   out   2   s_axi   control   array   s_axi_control_BREADY   in   1   s_axi   control   array   s_axi_control_BREADY   in   1   s_axi   control   array   s_axi_control_BRESP   out   2   s_axi   control   array   s_axi_control_BRESP   out   1   ap_ctrl_hs   fir_nll_strm   return value   ap_cts   in   1   ap_ctrl_hs   fir_nll_strm   return value   ap_rst_n   in   1   ap_ctrl_hs   fir_nll_strm   return value   pstrmInput_TOATA   in   32   axis   pstrmInput_V_data_V   pointer   pstrmInput_TOATA   in   1   axis   pstrmInput_V_dest_V   pointer   pstrmInput_TOATA   in   1   axis   pstrmInput_V_dest_V   pointer   pstrmInput_TOATA   in   1   axis   pstrmInput_V_strb_V   pointer   pstrmOutput_TOATA   out   32   axis   pstrmInput_V_strb_V   pointer   pstrmOutput_TOATA   out   32   axis   pstrmOutput_V_data_V   pointer   pstrmOutput_TOATA   out   32   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TOATA   out   32   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TOATA   out   1   axis   pstrmOutput_V_dest_V											
s_axi_control_RDATA   out   32   s_axi   control   array   s_axi_control_RRESP   out   2   s_axi   control   array   s_axi_control_RRESP   out   1   s_axi   control   array   s_axi_control_BREADY   in   1   s_axi   control   array   s_axi_control_BREADY   in   1   s_axi   control   array   s_axi_control_BRESP   out   2   s_axi   control   array   s_axi_control_BRESP   out   3   ap_ctrl_hs   fir_n11_strm   return value   sp_rstm_nput_not_not   strm_not_not   strm_not_not   strm_not_not   strm_not_not   strm_not_not   strm_not_not   strm_not_not   strm_not_not   strm_not_not   strm_not   str											
s_axi_control_RRESP   out   2   s_axi   control   array   s_axi_control_BVALID   out   1   s_axi   control   array   s_axi_control_BREADY   in   1   s_axi   control   array   s_axi_control_BREADY   in   1   s_axi   control   array   s_axi_control_BRESP   out   2   s_axi   control   array   s_axi_control_BRESP   out   1   ap_ctrl_hs   fir_n11_strm   return value   s_axi_control_BRESP   out   1   ap_ctrl_hs   fir_n11_strm   return value   s_axi_control_BRESP   out   1   ap_ctrl_hs   fir_n11_strm   return value   strmInput_TDATA   in   32   axi_control_BretmInput_V_data_V   soluter   strmInput_TOATA   out   1   axi_control_BretmInput_V_dest_V   soluter   strmInput_TOEST   in   1   axi_control_BretmInput_V_dest_V   soluter   strmInput_TESP   in   4   axi_control_BretmInput_V_dest_V   soluter   strmInput_TUSER   in   1   axi_control_BretmInput_V_last_V   soluter   strmInput_TIDATA   out   32   axi_control_BretmOutput_TOATA   out   32   axi_control_BretmOutput_V_dest_V   soluter   strmOutput_TOATA   out   1   axi_control_BretmOutput_V_dest_V   soluter   strmOutp											
s_axi_control_BVALID   out   1   s_axi   control   array   s_axi_control_BREADY   in   1   s_axi   control   array   s_axi_control_BRESP   out   2   s_axi   control   array   s_axi_control_BRESP   out   1   ap_ctrl_hs   fir_n11_strm   return value   s_axi_control_BRESP   out   1   ap_ctrl_hs   fir_n11_strm   return value   s_axi_control_BretmInput_TDATA   in   32   axi_control_BretmInput_V_data_V   sointer   strmInput_TVALID   in   1   axi_control_BretmInput_V_dest_V   sointer   strmInput_TREADY   out   1   axi_control_BretmInput_TREADY   sointer   strmInput_TREADY   sointer   strmInput_TSTRB   sin   4   axi_control_BretmInput_TSTRB   sin   4   axi_control_BretmInput_TUSER   sin   1   axi_control_BretmInput_V_dest_V   sointer   strmInput_TLAST   sin   1   axi_control_BretmInput_TLAST   sin   1   axi_control_BretmOutput_TDATA   out   32   axi_control_BretmOutput_TDATA   out   32   axi_control_BretmOutput_V_data_V   sointer   strmOutput_TALD   out   1   axi_control_BretmOutput_V_dest_V   sointer   strmOutput_TREADY   sin   1   axi_control_BretmOutput_V_dest_V   sointer   strmOutput_TREADY   sointer   strmOutput_V_dest_V   sointer   strmOutput_TESTRB   out   4   axi_control_BretmOutput_V_dest_V   sointer   strmOutput_TSTRB   out   4   axi_control_BretmOutput_V_dest_V   sointer   strmOutput_V_dest_V   sointer   strmOutput_TSTRB   out   4   axi_control_BretmOutput_V_dest_V   sointer   strmOutput_TUSER   out   1   axi_control_BretmOutput_V_dest_V   sointer   strmOutput_TUSER   out   1   axi_control_BretmOutput_V_last_V   sointer   strmOutput_V_last_V   sointer   strmOutput_V_last_V   sointer   strmOutput_V_last_V   sointer   strmOutput_V_last_V   sointer   strmOutput_V_last_V   sointer   strmOutput_V_last_V   sointer   strmOutput_											
s_axi_control_BREADY   in   1											
s_axi_control_BRESP											
ap_clkin1ap_ctrl_hsfir_n11_strmreturn valueap_rst_nin1ap_ctrl_hsfir_n11_strmreturn valueinterruptout1ap_ctrl_hsfir_n11_strmreturn valuepstrmInput_TDATAin32axispstrmInput_V_data_VpointerpstrmInput_TVALIDin1axispstrmInput_V_dest_VpointerpstrmInput_TREADYout1axispstrmInput_V_dest_VpointerpstrmInput_TDESTin1axispstrmInput_V_dest_VpointerpstrmInput_TKEEPin4axispstrmInput_V_keep_VpointerpstrmInput_TSTRBin4axispstrmInput_V_strb_VpointerpstrmInput_TUSERin1axispstrmInput_V_user_VpointerpstrmInput_TLASTin1axispstrmInput_V_last_VpointerpstrmOutput_TDATAout32axispstrmOutput_V_data_VpointerpstrmOutput_TVALIDout1axispstrmOutput_V_dest_VpointerpstrmOutput_TREADYin1axispstrmOutput_V_dest_VpointerpstrmOutput_TREADYin1axispstrmOutput_V_dest_VpointerpstrmOutput_TSTRBout4axispstrmOutput_V_dest_VpointerpstrmOutput_TSTRBout4axispstrmOutput_V_strb_VpointerpstrmOutput_TLASTout1axispstrmOutput_V_last_Vpointer <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td></td<>											
ap_rst_n   in   1   ap_ctrl_hs   fir_n11_strm   return value   interrupt   out   1   ap_ctrl_hs   fir_n11_strm   return value   pstrmInput_TDATA   in   32   axis   pstrmInput_V_data_V   pointer   pstrmInput_TVALID   in   1   axis   pstrmInput_V_dest_V   pointer   pstrmInput_TREADY   out   1   axis   pstrmInput_V_dest_V   pointer   pstrmInput_TDEST   in   1   axis   pstrmInput_V_dest_V   pointer   pstrmInput_TKEEP   in   4   axis   pstrmInput_V_keep_V   pointer   pstrmInput_TSTRB   in   4   axis   pstrmInput_V_strb_V   pointer   pstrmInput_TUSER   in   1   axis   pstrmInput_V_user_V   pointer   pstrmInput_TLAST   in   1   axis   pstrmInput_V_last_V   pointer   pstrmOutput_TDATA   out   32   axis   pstrmOutput_V_data_V   pointer   pstrmOutput_TREADY   in   1   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TREADY   in   1   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TDEST   out   1   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TREADY   in   1   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TREADY   in   1   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TREADY   out   1   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TREADY   out   4   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TSTRB   out   4   axis   pstrmOutput_V_strb_V   pointer   pstrmOutput_TSTRB   out   4   axis   pstrmOutput_V_strb_V   pointer   pstrmOutput_TSTRB   out   1   axis   pstrmOutput_V_user_V   pointer   pstrmOutput_TSTRB   out   1   axis   pstrmOutput_V_user_V   pointer   pstrmOutput_TSTRB   out   1   axis   pstrmOutput_V_user_V   pointer   pstrmOutput_TLAST   out   1   axis   pstrmOutput_V_user_V   pointer   pstrmOutput_TLAST   out   1   axis   pstrmOutput_V_user_V   pointer   pstrmOutput_TLAST   out   1   axis   pstrmOutput_V_last_V   pointer   pstrmOutput_TLAST   out   1   axis   pstrmO											
interrupt											
pstrmInput_TDATA	:										
pstrmInput_TVALID   in   1   axis   pstrmInput_V_dest_V   pointer   pstrmInput_TREADY   out   1   axis   pstrmInput_V_dest_V   pointer   pstrmInput_TDEST   in   1   axis   pstrmInput_V_dest_V   pointer   pstrmInput_TKEEP   in   4   axis   pstrmInput_V_keep_V   pointer   pstrmInput_TSTRB   in   4   axis   pstrmInput_V_strb_V   pointer   pstrmInput_TUSER   in   1   axis   pstrmInput_V_user_V   pointer   pstrmInput_TLAST   in   1   axis   pstrmInput_V_last_V   pointer   pstrmInput_TID   in   1   axis   pstrmInput_V_id_V   pointer   pstrmOutput_TDATA   out   32   axis   pstrmOutput_V_data_V   pointer   pstrmOutput_TVALID   out   1   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TREADY   in   1   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TDEST   out   1   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TKEEP   out   4   axis   pstrmOutput_V_keep_V   pointer   pstrmOutput_TSTRB   out   4   axis   pstrmOutput_V_strb_V   pointer   pstrmOutput_TUSER   out   1   axis   pstrmOutput_V_user_V   pointer   pstrmOutput_TUSER   out   1   axis   pstrmOutput_V_user_V   pointer   pstrmOutput_TLAST   out   1   axis   pstrmOutput_V_user_V   pointer   pstrmOutput_TLAST   out   1   axis   pstrmOutput_V_user_V   pointer   pstrmOutput_TLAST   out   1   axis   pstrmOutput_V_user_V   pointer											
pstrmInput_TREADY   out   1   axis   pstrmInput_V_dest_V  pointer   pstrmInput_TDEST   in   1   axis   pstrmInput_V_dest_V  pointer   pstrmInput_TKEEP   in   4   axis   pstrmInput_V_keep_V  pointer   pstrmInput_TSTRB   in   4   axis   pstrmInput_V_strb_V  pointer   pstrmInput_TUSER   in   1   axis   pstrmInput_V_user_V  pointer   pstrmInput_TLAST   in   1   axis   pstrmInput_V_last_V  pointer   pstrmInput_TID   in   1   axis   pstrmInput_V_id_V  pointer   pstrmOutput_TDATA   out   32   axis   pstrmOutput_V_data_V  pointer   pstrmOutput_TVALID   out   1   axis   pstrmOutput_V_dest_V  pointer   pstrmOutput_TREADY   in   1   axis   pstrmOutput_V_dest_V  pointer   pstrmOutput_TDEST   out   1   axis   pstrmOutput_V_dest_V  pointer   pstrmOutput_TKEEP   out   4   axis   pstrmOutput_V_keep_V  pointer   pstrmOutput_TSTRB   out   4   axis   pstrmOutput_V_strb_V  pointer   pstrmOutput_TUSER   out   1   axis   pstrmOutput_V_user_V  pointer   pstrmOutput_TUSER   out   1   axis   pstrmOutput_V_user_V  pointer   pstrmOutput_TLAST   out   1   axis   pstrmOutput_V_user_V  pointer   pstrmOutput_TLAST   out   1   axis   pstrmOutput_V_user_V  pointer   pstrmOutput_TLAST   out   1   axis   pstrmOutput_V_last_V  pointer											
pstrmInput_TDEST   in		in			pstrmInput_V_dest_V	pointer					
pstrmInput_TKEEP	pstrmInput_TREADY				pstrmInput_V_dest_V						
pstrmInput_TSTRB   in   4   axis   pstrmInput_V_strb_V   pointer   pstrmInput_TUSER   in   1   axis   pstrmInput_V_user_V   pointer   pstrmInput_TLAST   in   1   axis   pstrmInput_V_last_V   pointer   pstrmInput_TID   in   1   axis   pstrmInput_V_id_V   pointer   pstrmOutput_TDATA   out   32   axis   pstrmOutput_V_idata_V   pointer   pstrmOutput_TVALID   out   1   axis   pstrmOutput_V_data_V   pointer   pstrmOutput_TREADY   in   1   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TDEST   out   1   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TKEEP   out   4   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TSTRB   out   4   axis   pstrmOutput_V_strb_V   pointer   pstrmOutput_TUSER   out   1   axis   pstrmOutput_V_user_V   pointer   pstrmOutput_TLAST   out   1   axis   pstrmOutput_V_last_V   pointer	pstrmInput_TDEST										
pstrmInput_TUSER	pstrmInput_TKEEP	in	4	axis	pstrmInput_V_keep_V	pointer					
pstrmInput_TLAST   in   1   axis   pstrmInput_V_last_V  pointer   pstrmInput_TID   in   1   axis   pstrmInput_V_id_V  pointer   pstrmOutput_TDATA   out   32   axis   pstrmOutput_V_data_V  pointer   pstrmOutput_TVALID   out   1   axis   pstrmOutput_V_dest_V  pointer   pstrmOutput_TREADY   in   1   axis   pstrmOutput_V_dest_V  pointer   pstrmOutput_TDEST   out   1   axis   pstrmOutput_V_dest_V  pointer   pstrmOutput_TKEEP   out   4   axis   pstrmOutput_V_dest_V  pointer   pstrmOutput_TSTRB   out   4   axis   pstrmOutput_V_strb_V  pointer   pstrmOutput_TUSER   out   1   axis   pstrmOutput_V_strb_V  pointer   pstrmOutput_TLAST   out   1   axis   pstrmOutput_V_last_V  pointer   pstrmOutput_TLAST   out   1   axis   pstrmOutput_V_last_V  pointer	pstrmInput_TSTRB	in			pstrmInput_V_strb_V	pointer					
pstrmInput_TID		in		axis	pstrmInput_V_user_V	pointer					
pstrmOutput_TDATA   out   32   axis   pstrmOutput_V_data_V   pointer   pstrmOutput_TVALID   out   1   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TREADY   in   1   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TDEST   out   1   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TKEEP   out   4   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TSTRB   out   4   axis   pstrmOutput_V_deep_V   pointer   pstrmOutput_TSTRB   out   4   axis   pstrmOutput_V_strb_V   pointer   pstrmOutput_TUSER   out   1   axis   pstrmOutput_V_user_V   pointer   pstrmOutput_TLAST   out   1   axis   pstrmOutput_V_last_V   pointer		in	1	axis	pstrmInput_V_last_V	pointer					
pstrmOutput_TVALID   out   1   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TREADY   in   1   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TDEST   out   1   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TKEEP   out   4   axis   pstrmOutput_V_keep_V   pointer   pstrmOutput_TSTRB   out   4   axis   pstrmOutput_V_strb_V   pointer   pstrmOutput_TUSER   out   1   axis   pstrmOutput_V_user_V   pointer   pstrmOutput_TLAST   out   1   axis   pstrmOutput_V_last_V   pointer	pstrmInput_TID	in	1	axis	pstrmInput_V_id_V	pointer					
pstrmOutput_TREADY   in   1   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TDEST   out   1   axis   pstrmOutput_V_dest_V   pointer   pstrmOutput_TKEEP   out   4   axis   pstrmOutput_V_keep_V   pointer   pstrmOutput_TSTRB   out   4   axis   pstrmOutput_V_strb_V   pointer   pstrmOutput_TUSER   out   1   axis   pstrmOutput_V_user_V   pointer   pstrmOutput_TLAST   out   1   axis   pstrmOutput_V_last_V   pointer	pstrmOutput_TDATA	out	32	axis	pstrmOutput_V_data_V	pointer					
pstrmOutput_TDEST       out   1       axis   pstrmOutput_V_dest_V       pointer           pstrmOutput_TKEEP       out   4       axis   pstrmOutput_V_keep_V       pointer           pstrmOutput_TSTRB       out   4       axis   pstrmOutput_V_strb_V       pointer           pstrmOutput_TUSER       out   1       axis   pstrmOutput_V_user_V       pointer           pstrmOutput_TLAST       out   1       axis   pstrmOutput_V_last_V       pointer		out	1	axis		pointer					
pstrmOutput_TKEEP   out   4   axis   pstrmOutput_V_keep_V   pointer   pstrmOutput_TSTRB   out   4   axis   pstrmOutput_V_strb_V   pointer   pstrmOutput_TUSER   out   1   axis   pstrmOutput_V_user_V   pointer   pstrmOutput_TLAST   out   1   axis   pstrmOutput_V_last_V   pointer	pstrmOutput_TREADY	in	1		pstrmOutput_V_dest_V	pointer					
pstrmOutput_TSTRB   out   4  axis  pstrmOutput_V_strb_V  pointer   pstrmOutput_TUSER   out   1  axis  pstrmOutput_V_user_V  pointer   pstrmOutput_TLAST   out   1  axis  pstrmOutput_V_last_V  pointer	pstrmOutput_TDEST	out	1	axis	pstrmOutput_V_dest_V	pointer					
pstrmOutput_TSTRB       out   4       axis   pstrmOutput_V_strb_V       pointer           pstrmOutput_TUSER       out   1       axis   pstrmOutput_V_user_V       pointer           pstrmOutput_TLAST       out   1       axis   pstrmOutput_V_last_V       pointer	pstrmOutput_TKEEP	out	4	axis		pointer					
pstrmOutput_TUSER       out   1   axis   pstrmOutput_V_user_V   pointer           pstrmOutput_TLAST       out   1   axis   pstrmOutput_V_last_V   pointer		out	4	axis	pstrmOutput_V_strb_V	pointer					
pstrmOutput_TLAST   out   1   axis   pstrmOutput_V_last_V   pointer		out									
+	+	++	+-								

#### 4. Co-simulation transcript/waveform

#### MAXI:






# Jupyter Notebook execution results MAXI:

```
FIRN11MAXI - Jupyter Notebook
2023/10/4 (R.): 10:51
           In [1]:
                        # coding: utf-8
                         # In[ ]:
                         from __future__ import print_function
                         import sys, os
                         import numpy as np
from time import time
                         import matplotlib.pyplot as plt
                         sys.path.append('/home/xilinx')
os.environ['XILINX_XRT'] = '/usr'
                         from pynq import Overlay
from pynq import allocate
                              __name__ == "__main__":
print("Entry:", sys.argv[0])
print("System argument(s):", len(sys.argv))
                               print("Start of \"" + sys.argv[0] + "\"")
                               ol = Overlay("FIRN11MAXI.bit")
ipFIRN11 = ol.fir_n11_maxi_0
                               fiSamples = open("samples_triangular_wave.txt", "r+")
                                numSamples = 0
                               line = fiSamples.readline()
                                while line:
                                     numSamples = numSamples + 1
line = fiSamples.readline()
                               inBuffer0 = allocate(shape=(numSamples,), dtype=np.int32)
outBuffer0 = allocate(shape=(numSamples,), dtype=np.int32)
                                fiSamples.seek(0)
                                for i in range(numSamples):
                                     line = fiSamples.readline()
inBuffer0[i] = int(line)
                               fiSamples.close()
                               numTaps = 11
                               n32Taps = [0, -10, -9, 23, 56, 63, 56, 23, -9, -10, 0]

\#n32Taps = [1, 0, 0, 0, 0, 0, 0, 0, 0, 1]

n32DCGain = 0
                                timeKernelStart = time()
                               for i in range(numTaps):
    n32DCGain = n32DCGain + n32Taps[i]
    if n32DCGain < 0:
    n32DCGain = 0 - n32DCGain
                               ipFIRN11.write(0x10, outBuffer0.device_address)
ipFIRN11.write(0x10, inBuffer0.device_address)
ipFIRN11.write(0x10, outBuffer0.device_address)
ipFIRN11.write(0x00, 0x01)
                               while (ipFIRN11.read(0x00) & 0x4) == 0x0:
continue
                               timeKernelEnd = time()
print("Kernel execution time: " + str(timeKernelEnd - timeKernelStart) +
```

Entry: /usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel\_la uncher.py System argument(s): 3 Start of "/usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel \_launcher.py" Kernel execution time: 0.0002789497375488281 s



Exit process

2023/10/3 (R.): 9:51

```
In [1]: 1
```

```
FIRN11Stream - Jupyter Notebook
  2 # coding: utf-8
 4 # In[3]:
  7 from _future_ import print_function
 9 import sys, os
10 import numpy as np
11 from time import time
12 import matplotlib.pyplot as plt
14 sys.path.append('/home/xilinx')
15 os.environ['XILINX_XRT'] = '/usr'
16 from pynq import Overlay
17 from pynq import allocate
18
19 if _
          _name_ == "_main_":
print("Entry:", sys.argv[0])
print("System argument(s):", len(sys.argv))
20
21
22
23
          print("Start of \"" + sys.argv[θ] + "\"")
24
25
          ol = Overlay("/home/root/jupyter_notebooks/FIRN11Stream.bit")
26
          ipFIRN11 = ol.fir_nll_strm_0
ipDMAIn = ol.axi_dma_in_0
27
28
          ipDMAOut = ol.axi_dma_out 0
29
          fiSamples = open("samples_triangular_wave.txt", "r+")
30
31
          numSamples = 0
32
          line = fiSamples.readline()
          while line:
33
34
               numSamples = numSamples + 1
35
               line = fiSamples.readline()
36
37
          inBuffer0 = allocate(shape=(numSamples,), dtype=np.int32)
38
          outBuffer0 = allocate(shape=(numSamples,), dtype=np.int32) fiSamples.seek(0)
39
40
                 in range(numSamples):
               line = fiSamples.readline()
inBuffer0[i] = int(line)
41
42
43
          fiSamples.close()
44
```


n32Taps =  $\{0, -10, -9, 23, 56, 63, 56, 23, -9, -10, 0\}$ #n32Taps =  $\{1, \theta, \theta, \theta, \theta, \theta, \theta, \theta, \theta, 1\}$ n32DCGain =  $\theta$ 

ipFIRN11.write(0x40 + i \* 4, n32Taps[i])

```
FIRN11Stream - Jupyter Notebook
```

```
print("Kernel execution time: " + str(timeKernelEnd - timeKernelSta
            plt.title("FIR Response")
plt.xlabel("Sample Point")
plt.ylabel("Magnitude")
xSeq = range(len(inBuffer0))
if n32DCGain == 0:
64
66
68
69
                   plt.plot(xSeq, inBuffer0, 'b.', xSeq, outBuffer0, 'r.')
70
             plt.plot(xSeq, inBuffer0, 'b.', xSeq, outBuffer0 / n32DCGain, 'plt.grid(True)
plt.show() # In Jupyter, press Tab + Shift keys to show plot then r
71
72
73
74
             print("-----print("Exit process")
77
```

Entry: /usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel\_la uncher.py System argument(s): 3 Start of "/usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel \_launcher.py"
Kernel execution time: 0.0008580684661865234 s



Exit process

In [ ]: 1

140.112.207.200.6100/notebooks/FIRN11Stream.jpvmb

59

45

50

51

52

53

55 56 57 numTaps = 11

timeKernelStart = time()

if n32DCGain < 0: n32DCGain = 0 - n32DCGain

ipDMAIn.sendchannel.wait()
ipDMAOut.recvchannel.wait() timeKernelEnd = time()

for i in range(numTaps):
 n32DCGain = n32DCGain + n32Taps[i]

ipFIRN11.write(0x10, len(inBuffer0) \* 4) ipFIRN11.write(0x00, 0x01) ipDMAIn.sendchannel.transfer(inBuffer0)

ipDMAOut.recvchannel.transfer(outBuffer0)