# 1 Channel Mobile IO-Box Interface Modbus register description v1.2

# **Contents**

Modbus Register Data types	2
Support for 32-bit integer and single precision floating point variables	2
Register Map	3
Radio device common registers	3
Input Registers (read only registers)	3
Holding Registers (read and write registers)	6
16 Channel, 8 Channel and 4 Channel Thermocouple Transmitter	7
Input Registers (read only registers)	7
Holding Registers (read and write registers)	10
2 Channel Quadrature Encoder Telemetry	11
Input Registers (read only registers)	11
Holding Registers (read and write registers)	13
Remote Devices	17
Input Registers (read only registers)	17
Holding Registers (read and write registers)	18
Remote Switch Device (device type = 1)	21
Remote Mux Device (device type = 2)	24
SW and TC 4 Channel (device type = 3)	26

## **Modbus Register Data types**

Mobile Telemetry Interface (MTI) provides 3 address spaces in the Input and Holding register spaces

- 16-bit integer variables
- 32-bit integer variables
- 32-bit single precision floating point variables

Modbus protocol provides mean to access 16-bit registers, i.e. read and write. These registers are referred as Input and Holding registers. The Input registers are read only register and the Holding registers are read/write registers. Addition to these 16-bit registers there are also 1-bit accessed Coil and Discrete Input registers. These registers are not implemented to Mobile Telemetry Interface so this document omitted 1-bit registers.

As the Modbus protocol specifies only 16-bit (and 1-bit) registers the access to 32bit data types are implemented as multiple read/write of 16-bit registers. Vendors must specify the protocol to access longer data types. Following chapter describes the means to read and write 32-bit bit variables

## Support for 32-bit integer and single precision floating point variables

32-bit variables are accessed as pair of 16-bit register. Although the endianness of the Modbus protocol is big-endian – i.e. the most significant byte of the 16-bit register is transferred first - the endianness of the 32-bit variable in the MTI is little-endian – i.e. the least significant 16-bit (half word) is transferred first.

Table 1 the endianness of the 32-bit word is little-endian. Note following tables present most significant word 16-bit word first

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Register						loa	ıst sigr	vificant	+ 16_hi	t wor	1					
n						iea	ist sigi	iiiicaii	r 10-ni	t word	,					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Register						m 0	set clar	ificon	+ 16 h	it wor	1					
n + 1						IIIC	st sigr	IIIICan	ו דם-מו	it word	J					

As it is possible to access these 32-bit variables with single 16-bit register read/write operation it is responsibility of the Modbus Master (or Client) implement the read/write operations that access the whole 32-bit word in one Modbus frame. Especially the write operation must be performed with one operation – i.e. use the *Write Multiple Registers* function code (16).

# **Register Map**

# Radio device common registers

These register are common to all telemetry transmitter devices.

## **Input Registers (read only registers)**

**Table 2 Input Register address space** 

Address				
16-bit integer	32-bit integer	Floating point	Description	Integer type
30001	31001	32001	Battery Voltage	unsigned
30002	31003	32003	Battery State of Charge	unsigned
30003	31005	32005	Battery Charger State	unsigned
30004	31007	32007	CPU Temperature	signed
30005	31009	32009	Buttons States	unsigned
30006	31011	32011	PWM Module Clock Frequency	unsigned
30007	31013	32013	PWM Frequency	unsigned
30008	31015	32015	PWM Duty Cycle Channel 1	unsigned
30009	31017	32017	PWM Duty Cycle Channel 2	unsigned
30010	31019	32019	PWM Duty Cycle Channel 3	unsigned
30011	31021	32021	PWM Duty Cycle Channel 4	unsigned
30012	31023	32023	Reserved(/Debug)	
30013	31025	32025	Reserved(/Debug)	
30014	31027	32027	Reserved(/Debug)	
30015	31029	32029	Reserved	
•••	•••	•••	Reserved	
30025	31049	32049	Reserved	

## Battery Voltage Register

**Table 3 Battery Voltage Register** 

Word size	Address	data type	Description
16-bit integer	30001	unsigned	Battery voltage [0.01V]
32-bit integer	31001	unsigned	Battery voitage [0.01v]
32-bit floating point	32001		Battery voltage [V]

## Battery State of Charge Register

Table 4 State of Charge register

Tubic + State of Charge reg	JIJCCI		
Word size	Address	data type	Description
16-bit integer	30002	unsigned	Approximation of the state of charge [0.01%]
32-bit integer	31003	unsigned	Approximation of the state of charge [0.01%]
32-bit floating point	32003		Approximation of the state of charge [%]

## Battery Charger State Register

Table 5 Battery Charger State integer register: address 16-bit 30003 and address 32-bit 31005

Bit	31 30 29 28 27 26 25 24 23 22 21 20 19 18											17	16			
Read						Re	eserve	d (only	32-bit	registe	er)					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read							Rese	erved							Conn	State

**Table 6 Battery Charger State integer field description** 

Field	Description
15-2 or 31-2	Should read 0
Reserved	
1	0: Charger not connected
Conn	1: Charger Connected
0	0: Not Charging: charger not connected, battery is full or charging timeout expired
State	1: Charging

Table 7 Battery Charger State floating point register: address 32005

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read								Sta	ate							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read									ate							

**Table 8 Battery Charger State floating point field description** 

Field	Description
31-0	Convert to unsigned integer and refer to
State	Table 6 Battery Charger State integer field description

## CPU Temperature Register

**Table 9 CPU Temperature Register** 

Word size	Address	data type	Description
16-bit integer	30004	signed	CPU temperature [0.1°C]. Can be used to approximate
32-bit integer	31007	signed	the ambient temperature.
32-bit floating point	32007		CPU temperature [°C]

## **Buttons States Register**

Table 10 Buttons States integer register: address 16-bit 30005 and address 32-bit 31009

Bit	31 30 29 28 27 26 25 24 23 22 21 20									20	19	18	17	16		
Read						Reser	ved (o	nly 32	-bit re	gister	)					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read					R	eserve	ed						Button 4	Button 3	Button 1	Button 0

**Table 11 Buttons States integer field description** 

Field	Description
15-4 or 31-4	Should read 0
Reserved	
3	0: released
Button 4	1: pressed
2	0: released
Button 3	1: pressed
1	0: released
Button 2	1: pressed
0	0: released
Button 1	1: pressed

Table 12 Buttons States floating point register: address 32009

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read	State															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	State															

**Table 13 Buttons State floating point field description** 

Field	Description				
32-0	Convert to unsigned integer and refer to				
State Table 6 Battery Charger State integer field description					

## PWM Module Clock Frequency Register

Table 14 PWM Module Clock Frequency register

Word size	Address	data type	Description
16-bit integer	30006	unsigned	PWM Module Source Clock [10kHz]
32-bit integer	31011	unsigned	PWM Module Source Clock [Hz]
32-bit floating point	32011		PWM Module Source Clock [Hz]

#### **PWM Frequency Register**

**Table 15 PWM Frequency register** 

Word size	Address	data type	Description
16-bit integer	30007	uncianod	PWM output frequency [Hz]
32-bit integer	31013	unsigned	PWM output frequency [Hz]
32-bit floating point	32013		PWM output frequency [Hz]

## PWM Channel Duty Cycle Register

Table 16 PWM Channel Duty Cycle register: ch = 1...4

Tubic 10 I Will Chaille bu	Table 10 1 Will Chamier Buty Cycle register. til = 1.1.4								
Word size	Address	data type	Description						
16-bit integer	30008 + (ch - 1)	unsigned	PWM channel duty cycle [0.01%]						
32-bit integer	31015 + 2 x (ch - 1)	unsigned	PWM channel duty cycle [0.01%]						
32-bit floating point	32015 + 2 x (ch - 1)		PWM channel duty cycle [%]						

## Reserved (/Debug) Registers

Table 17 Reserved (/Debug) register

Word size	Address	Description	
16-bit integer	3001230025		
32-bit integer	3102331049	Should read 0 (debug register value can differ from 0)	
32-bit floating point	3202331049		

# **Holding Registers (read and write registers)**

**Table 18 Holding Register address space** 

Address				
16-bit integer	32-bit integer	Floating point	Description	Integer type
40001	41001	42001	Radio Channel	unsigned
40002	41003	42003	On Air Rata Rate	unsigned
40003	41005	42005	Radio Device Type	unsigned
40004	41007	42007	Device Specific Register 1	
40005	41009	42009	Device Specific Register 2	
40006	41011	42011	Device Specific Register 3	
40007	41013	42013	Device Specific Register 4	
40008	41015	42015	Device Specific Register 5	
40009	41017	42017	Reserved	
	•••	•••	Reserved	
40025	41049	42049	Device Specific Register 6	

## Radio Channel Register

**Table 19 Radio Channel register** 

Word size	Address	data type	Description
16-bit integer	40001	uncianod	Radio Channel: 0127
32-bit integer	41001	unsigned	Channel frequency = (2400 + Radio Channel) MHz
32-bit floating point	42001		

## On Air Data Rate Register

Table 20 On Air Data Rate register

Word size	Address	data type	Description
16-bit integer	40002		0: 250kpbs
To-pit integer	40002	uncianod	1: 1Mbps
22 hit into	44003	unsigned	2: 2Mbps (Note! uses 2 radio channels)
32-bit integer	41003		other: Reserved
			Note!! Though it is possible to write to the <i>On Air Data</i>
32-bit floating point	42003		Rate register, most radio devices will override written
			value

# Radio Device Type Register

**Table 21 Radio Device Type register** 

Word size	Address	data type	Description
16-bit integer	16-bit integer 40003		0: No Device 1: Reserved
		unsigned	2: 16 Channel Thermocouple Transmitter
32-bit integer	32-bit integer 41005		<ul><li>3: 8 Channel Thermocouple Transmitter</li><li>4: Remote Devices (Remote Switch/Mux)</li><li>5: 2 Channel Quadrature (Encoder) Transmitter</li></ul>
32-bit floating point	42005		6: 4 Channel Thermocouple Transmitter others: Reserved Note!! If reserved type is written No Device is applied

# Device Specific Registers

See Radio Device Chapters for details.

# 16 Channel, 8 Channel and 4 Channel Thermocouple Transmitter

As the Modbus implementations of 16 channel, 8 channel and 4 channel thermocouple devices are mostly similar the devices are packed to one device description.

## **Input Registers (read only registers)**

**Table 22 Input Register address space** 

Address				
16-bit integer	32-bit integer	Floating point	Description	Integer type
30026	31051	32051	Rx Timer (16-bit value)	unsigned
30027	31053	32053	Radio Rx Status	unsigned
30028	31055	32055	Rx Success	unsigned
30029	31057	32057	Data Valid	unsigned
30030	31059	32059	Data Validation Counter	unsigned
30031	31061	32061	Measure Sample Rate	unsigned
30032	31063	32063	Reserved	
•••		•••		
30036	31071	32071	Channel 1 Temperature	signed
30037	31073	32073	Channel 2 Temperature	signed
•••	•••	•••		
30051	31101	32101	Channel 16 Temperature	signed

#### Rx Timer Register

**Table 23 Rx Timer Index register** 

Word size	Address	data type	Description
16-bit integer	16-bit integer 30026		Running 16-bit unsigned index which is incremented when radio packet is expected to be received, i.e. index is incremented even though packet is not received. Index
32-bit integer	31051	unsigned	timer is adjusted by PLL locked to radio receive frequency (and phase). The index can be used to give sample times
32-bit floating point	32051		to measurement values. By default sample rate is 100Sps. As the width of the counter is 16-bit the value will overflow at 65536 in all data types, i.e. 65535 -> 0

## Radio Rx Status Register

Table 24 Radio Rx Status integer register: address 16-bit 30027 and address 32-bit 31053

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read		Reserved (only 32-bit register)														
Bit	15   14   13   12   11   10   9   8   7   6   5   4   3   2								1	0						
Read							Rese	rved							Radio 2	Radio 1

#### Table 25 Radio Rx Status integer field description

Table 23 Radio IIX 30										
Field	Description									
15-2 or 31-2 Should read 0										
Reserved										
1 0: Packet was not received by radio 2										
Radio 2	1: Packet was received by radio 2									
0	0: Packet was not received by radio 1									
Radio 1	1: Packet was received by radio 1									

#### Table 26 Radio Rx Status floating point register: address 32053

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read		Status														
Bit	15	15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0														
Read	Status															

#### Table 27 Radio Rx Status floating point field description

Field	Description
31-0	Convert to unsigned integer and refer to Table 25 Radio Rx Status integer field
Status	description

## Rx Success Register

## **Table 28 Rx Success register**

Word size	Address	data type	Description
16-bit integer	30028	unsigned	pps / sps ratio [%].
32-bit integer	32-bit integer 31055 unsi		- pps stands for (received) packets per second
32-bit floating point	32055		- sps stands for samples per second, i.e. sample rate

## Data Valid Register

#### Table 29 Data Valid integer register: address 16-bit 30029 and address 32-bit 31057

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read	Reserved (only 32-bit register)															
Bit	15	15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0									0					
Read	Reserved									Valid						

### **Table 30 Data Valid integer field description**

Field	Description
15-1 or 31-1	Should read 0
Reserved	
0	0: Data is invalid
Valid	1: Data is valid:
	When data is invalid measured temperatures are not updated to <i>Temperature</i>
	Registers

#### Table 31 Data Valid floating point register: address 32057

Tubic 31	Dutu vt	ta valia floating point register, address 32037										
Bit	31	1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16										
Read		Status										
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0										
Read	Status											

#### **Table 32 Data Valid floating point field description**

Field	Description
31-0	Convert to unsigned integer and refer to
Status	Table 30 Data Valid integer field description

## Data Validation Counter Register

**Table 33 Data Validation Counter register** 

Word size	Address	data type	Description
16-bit integer	30030	- unsigned	Up/Down counter.  If <i>Valid</i> <sup>1</sup> is 0 counter is up counter. When counter reaches <i>packets to valid count</i> <sup>2</sup> bit <i>Valid</i> <sup>1</sup> is set to 1 and counter is
32-bit integer	31059	unsigned	updated with <i>packets to invalid count</i> <sup>3</sup> value  If <i>Valid</i> <sup>1</sup> is 1 mode is down counter. When counter reach  0 <i>Valid</i> <sup>1</sup> is cleared to 0
32-bit floating point	32059		Packets to valid count and packets to invalid count can be defined in holding registers, see details Table 38 Radio Device Specific Register 1 register

<sup>&</sup>lt;sup>1</sup> Valid refers to Valid bit in **Data Valid Register** 

#### Measured Sample Rate Register

**Table 34 Measured Sample Rate register** 

Word size Address		data type	Description				
16-bit integer	30031	unsigned	Mansura cample rate [0.0111=]				
32-bit integer	32-bit integer 31061		Measure sample rate [0.01Hz].				
32-bit floating point	32061		Measure sample rate [Hz]				

#### Reserved Register

**Table 35 Measured Sample Rate register** 

	0						
Word size	Address	Description					
16-bit integer	30032-30035						
32-bit integer	31061-31069	Should read 0					
32-bit floating point	32061-32069						

## Temperature Registers

Table 36 Temperature register, ch = 1...16

Word size	Address	data type	Description				
16-bit integer	30036 + (ch - 1)	signed	Channel temperature [1/16°C]				
32-bit integer	31071 + 2 x (ch - 1)	signed					
32-bit floating point	32071 + 2 x (ch - 1)		Channel temperature [°C]				

#### **Channel Temperature description for 16 Channel Thermocouple**

Channel	Description
116	Measured thermocouple temperature for channel 116

#### **Channel Temperature description for 8 Channel Thermocouple**

Channel	Description
18	Measured thermocouple temperature for channel 18
916	Measured cold junction temperature for channel 18

<sup>&</sup>lt;sup>2</sup> Counter value is incremented when radio packets are received within the receive window, i.e. *packets to valid count* <sup>2</sup> defines number of consecutive packets that must be received before data is defined valid.

<sup>&</sup>lt;sup>3</sup> If data have been defined valid (*Valid* = 1) *packets to invalid count* defines the number of consecutively missed packets before data is defined invalid

#### **Channel Temperature description for 4 Channel Thermocouple**

Field	Description
14	Measured thermocouple temperature for channel 14
5	Measured cold junction temperature for channels 1 and 2
6	Measured cold junction temperature for channels 3 and 4
716	Reserved (these registers might not read 0)

# **Holding Registers (read and write registers)**

**Table 37 Holding Register address space** 

Address				
16-bit integer	32-bit integer	Floating point	Description	Integer type
40004	41007	42007	Radio Device Specific Register 1	unsigned
40005	41009	42009	Radio Device Specific Register 2	unsigned
40006	41011	42011	Radio Device Specific Register 3	unsigned
40007	41013	42013	Radio Device Specific Register 4 <sup>1</sup>	Reserved
40009	41015	42015	Radio Device Specific Register 5 <sup>1</sup>	Reserved
•••	•••	•••		
40025	41049	42049	Radio Device Specific Register 6 <sup>1</sup>	Reserved

<sup>&</sup>lt;sup>1</sup> Radio Device Specific Register 4...6 are not used

## Radio Device Specific Register 1 Register

Table 38 Radio Device Specific Register 1 register

Word size	Address	data type	Description
16-bit integer	40004		If value of register is 49
22 1 11 1	4400=	unsigned	Register 2 defines packets to valid count value
32-bit integer	41007		Register 3 defines packets to invalid count value
32-bit floating point	42007		if Register 1 != 49 data is always valid (both counters are 0)

## Radio Device Specific Register 2 Register

**Table 39 Radio Device Specific Register 2 register** 

Word size	Address	data type	Description
16-bit integer	40005	unsigned	If <b>Register 1</b> = 49 this defines packets to valid count.
32-bit integer	41009	unsigned	Max value is 127
32-bit floating point	42009		

## Radio Device Specific Register 3 Register

Table 40 Radio Device Specific Register 3 register

Word size	Address	data type	Description
16-bit integer	40006	unsigned	If <b>Register 1</b> = 49 this defines packets to invalid count.
32-bit integer	41011	unsigned	Max value is 127
32-bit floating point	42011		

# **2 Channel Quadrature Encoder Telemetry**

## **Input Registers (read only registers)**

Table 41 Input Register address space for firmware v1.05 and older

Address						
16-bit integer	32-bit integer	Floating point	Description	Integer type		
30026	31051	32051	Rx Timer (16-bit value)	unsigned		
30027	31053	32053	Radio Rx Status	unsigned		
30028	31055	32055	Rx Success	unsigned		
30029	31057	32057	Measured Sample Rate	unsigned		
30030	31059	32059	Reserved			
•••	•••	•••				
30036	31071	32071	Channel 1 (n-4) <sup>th</sup> Encoder Sample	signed		
30037	31073	32073	Channel 1 (n-3) <sup>th</sup> Encoder Sample	signed		
•••						
30040	31079	32079	Channel 1 n <sup>th</sup> Encoder Sample	signed		
30041	31081	32081	Channel 2 (n-4) <sup>th</sup> Encoder Sample	signed		
•••	•••	•••		signed		
30045	31089	32089	Channel 2 n <sup>th</sup> Encoder Sample	signed		

Table 42 Input Register address space for firmware v1.06 and newer

Address				
16-bit integer	32-bit integer	Floating point	Description	Integer type
30026	31051	32051	Rx Timer (16-bit value)	unsigned
30027	31053	32053	Radio Rx Status	unsigned
30028	31055	32055	Rx Success	unsigned
30029	31057	32057	Measured Sample Rate	unsigned
30030	31059	32059	Reserved	
30035	31069	32069	n <sup>th</sup> Sample index	unsigned
30036	31071	32071	Channel 1 n <sup>th</sup> Encoder Sample	signed
30037	31073	32073	Channel 2 n <sup>th</sup> Encoder Sample	signed
30038	31075	32075	Channel 1 (n-1) <sup>th</sup> Encoder Sample	signed
30039	31077	32077	Channel 2 (n-1) <sup>th</sup> Encoder Sample	signed
•••			•••	
30094	31187	32187	Channel 1 (n-29) <sup>th</sup> Encoder Sample	signed
30065	31189	32189	Channel 2 (n-29) <sup>th</sup> Encoder Sample	signed

## Rx Timer Register

Table 43 Rx Timer Index register

Word size	Address	data type	Description
16-bit integer	30026	unsigned	Running 16-bit unsigned index which is incremented when radio packet is expected to be received, i.e. index is incremented even though packet is not received. Index
32-bit integer	31051	unsigned	timer is adjusted by PLL locked to radio receive frequency (and phase). The index can be used to give sample times
32-bit floating point	32051		to measurement values. By default packet rate is 2000Hz. As the width of the counter is 16-bit the value will overflow at 65536 in all data types, i.e. 65535 -> 0

## Radio Rx Status Register

Table 44 Radio Rx Status integer register: address 16-bit 30027 and address 32-bit 31053

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read		Reserved (only 32-bit register)														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read									Radio 2	Radio 1						

#### **Table 45 Radio Rx Status integer field description**

Field	Description
15-2 or 31-2	Should read 0
Reserved	
1	0: Packet was not received by radio 2
Radio 2	1: Packet was received by radio 2
0	0: Packet was not received by radio 1
Radio 1	1: Packet was received by radio 1

#### Table 46 Radio Rx Status floating point register: address 32053

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read		Status														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read		Status														

## Table 47 Radio Rx Status floating point field description

Field	Description
31-0	Convert to unsigned integer and refer to Table 45 Radio Rx Status integer field
Status	description

## Rx Success Register

## **Table 48 Rx Success register**

Word size	Address	data type	Description
16-bit integer	30028		pps / sps ratio [%].
32-bit integer	31055	unsigned	- pps stands for (received) packets per second
32-bit floating point	32055		- sps stands for samples per second, i.e. sample rate

## Measured Sample Rate Register

#### **Table 49 Measured Sample Rate register**

Word size	Address	data type	Description
16-bit integer	30029	uncianod	
32-bit integer	31057	unsigned	Measure sample rate [Hz]
32-bit floating point	32057		

# nth Sample Index Register Table 50 nth Sample Index

Word size	Address	data type	Description
16-bit integer	30035	unsigned	
32-bit integer	31069	unsigned	The most recent sample index. This is 24-bit unsigned integer value, i.e. 16-bit register will overflow 65535 -> 0
32-bit floating point	32069		integer value, her to bit register will overflow 05555 > 0

#### **Encoder Sample Register**

Table 51 Encoder Sample register, channel ch = 1...2, sample s=0...30 were s=0 is the most recent sample

Word size	Address	Description		
16-bit integer	30036 + (ch - 1) + 2 x s	(n-s) <sup>th</sup> quadrature encoder counter sample.		
32-bit integer	31071 + 2 x (ch - 1) + 4 x s	Quadrature encoder counter width is 24-bit, i.e. 16-bit register will overflow at 32768 and underflow at		
32-bit floating point	32071 + 2 x (ch - 1) + 4 x s	32769.		

#### Holding Registers (read and write registers)

**Table 52 Holding Register address space** 

Address				
16-bit integer	32-bit integer	Floating point	Description	Integer type
40004	41007	42007	Radio Device Specific Register 1	Reserved
•••	•••	•••		
40009	41015	42015	Radio Device Specific Register 5	Reserved
•••	•••	•••		
40025	41049	42049	Radio Device Specific Register 6	Reserved
40026	41051	42051	PWM Frequency	unsigned
40027	41053	42053	RX PLL Control	unsigned
40028	41055	42055	Channel 1 PWM Counter Max Value	signed
40029	41057	42057	Channel 1 PWM Counter Min Value	signed
40030	41059	42059	Channel 1 PWM Counter 50% Value	signed
40031	41061	42061	Channel 1 PWM Control Word	unsigned
40032	41063	42063	Channel 2 PWM Counter Max Value	signed
40033	41065	42065	Channel 2 PWM Counter Min Value	signed
40034	41067	42067	Channel 2 PWM Counter 50% Value	signed
40035	41069	42069	Channel 2 PWM Control Word	unsigned

## Radio Device Specific Registers

2 Channel Quadrature Encoder Transmitter does not use Radio Device Specific Registers

#### **PWM Frequency Register**

**Table 53 PWM Frequency register** 

Word size	Address	data type	Description
16-bit integer	40026	unsigned	
32-bit integer	41051	unsigned	The nominal PWM frequency [Hz], use 10kHz.
32-bit floating point	42051		

#### RX PLL Control Register




Figure 1 2 Channel Quadrature Encoder RX PLL

When *Fixed PWM Frequency* mode is disabled PWM frequency is locked to received packets and *RX PLL Control Value High* and *RX PLL Control Value Low* defines the amount RX PLL can control the frequency and phase in one RX period (RX PLL tries to delay the PWM by 2 and half samples, see *Figure 1 2 Channel Quadrature Encoder RX PLL*).

 $\label{eq:pwm_frequency_true} PWM\_frequency\_true = 1/\left(1/\textit{PWM\_Frequency} - t\_control / 5\right) \\ where \\ t\_control = t\_RX_{n+1} - t\_1^{st}\_sample_n - measured\_rx\_period / 2 \\ where$ 

t\_RX<sub>n+1</sub> is time of arrival of (n+1)<sup>th</sup> packet,

t\_1<sup>st</sup>\_sample<sub>n</sub> is time when first sample of n<sub>th</sub> packet was updated to PWM generator,

t\_control is divided by 5 because one radio packet contains 5 samples / channel,

 $t_{control}$  is limited to RX PLL Control Value, i.e. - RX PLL Control Value  $\leq t_{control} \leq RX$  PLL Control Value

#### **Table 54 RX PLL Control Value**

Word size	Address	data type	Description
16-bit integer	40027	unsigned	RX PLL Control limit [0.1µs]
32-bit integer	41053	unsigned	By default use 1μs
32-bit floating point	42053		RX PLL Control limit [1μs]. By default use 1μs

Greater control values are the faster the PLL can shift the phase and better it can deal with variations in the incoming packet times. The disadvantage of greater control values is a bigger deviation in the PWM frequency and in the PWM duty cycles (even if the encoders counter value is constant).

When *Fixed PWM Frequency* mode is enabled RX PLL is detached from PWM module and PWM frequency is constant. As PWM module is not locked to the RX PLL the control parameters can be chosen to more aggressive so *RX PLL Control Value High* and *RX PLL Control Value Low* are ignored - instead the limit are ¼ of the RX period. The Advantage of the *Fixed PWM Frequency* is that PWM frequency is constant and the duty cycles are consistent. The disadvantage is that samples might be repeated or samples might be omitted as the clocks of the transmitter and receiver are never exactly the same.

#### **PWM Counter Registers**

PWM duty cycle is defined as

DC = (*Counter Value – PWM 50%*) / range \* 100% + 50%

where

range = PWM Counter Max - PWM Counter Min

Table 55 PWM Counter Max Value register, ch = 1...2

Word size	Address	data type	Description
16-bit integer	40028 + 4 x (ch - 1)	signad	
32-bit integer	41055 + 8 x (ch - 1)	signed	PWM counter max scale value
32-bit floating point	42055 + 8 x (ch - 1)		

#### Table 56 PWM Counter Min Value register, ch = 1...2

Word size	Address	data type	Description
16-bit integer	40029 + 4 x (ch - 1)	signed	
32-bit integer	41057 + 8 x (ch - 1)	signed	PWM counter min scale value
32-bit floating point	42057 + 8 x (ch - 1)		

## Table 57 PWM Counter Duty Cycle 50% Value register, ch = 1...2

Word size	Address	data type	Description
16-bit integer	40030 + 4 x (ch - 1)	signed	
32-bit integer	41059 + 8 x (ch - 1)	signed	PWM 50% duty cycle counter value
32-bit floating point	42059 + 8 x (ch - 1)		

#### Table 58 PWM Control integer register: address 16-bit 40031 + 4\*(ch-1) and address 32-bit 41061 + 8\*(ch-1)

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read						Po	corvo	l (only	, 22_hi	t regist	or)					
Write						ive	SCIVE	יוויט) ג	/ 32-01	t regist	CI J					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read Write				Rese	rved				Fixed PWM		Re	eserve	d		50% Offset	Saturate

#### **Table 59 PWM Control integer field description**

Field	Description
15-8 or 31-8	Should read 0
Reserved	
7	0: PWM frequency is locked to RX frequency and phase
Fixed PWM	1: PWM frequency is fixed to <b>PWM Frequency register</b>
6-2	Should read 0
Reserved	
1	Use 50% Offset register
50% Offset	Should set this 1
0	0: PWM saturated mode disabled
Saturate	1: PWM saturated mode enabled
	If saturated mode enabled PWM duty cycle will not overflow or underflow, i.e. when
	quadrature counter value is greater that Max Value PWM duty cycle is 100% or is less
	than Min Value PWM duty cycle is 0%
	If saturated mode disabled PWM duty cycle will overflow or underflow, i.e. when
	quadrature counter value is Max Value + 1 then PWM duty cycle is overflown to 0% and
	counter value Min Value – 1 causes PWM duty cycle to underflow to 100%

## Table 60 PWM Control floating point register: address 42061 + 8\*(ch-1)

10010 00			0.000		0			- (	-,							
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read								<u></u>	TD1							
Write								C	ΓRL							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read								<u></u>	TD1							
Write								C	ΓRL							

## **Table 61 PWM Control floating point field description**

Field	Description
31-0	Read: Convert to unsigned integer and refer to <i>Table 59 PWM Control integer field</i>
CTRL	description
	Write: Generate unsigned integer according to <i>Table 59</i> and convert to floating point

## **Remote Devices**

## **Input Registers (read only registers)**

**Table 62 Input Register address space** 

Table 62 Input Regist	er address space			
Address				
16-bit integer	32-bit integer	Floating point	Description	Integer Type
30026	31051	32051	Device 1 Type	unsigned
30027	31053	32053	Device 1 ID	unsigned
30028	31055	32055	Device 1 Timeout	unsigned
30029	31057	32057	Device 1 Reg 1	
30035	31069	32069	Device 1 Reg 7	
30036	31071	32071	Device 2 Type	unsigned
30037	31073	32073	Device 2 ID	unsigned
30038	31075	32075	Device 2 Timeout	unsigned
30039	31077	32075	Device 2 Reg 1	
30045	31089	32089	Device 2 Reg 7	
•••				
30336	31671	32671	Device 32 Type	unsigned
30337	31673	32673	Device 32 ID	unsigned
30338	31675	32675	Device 32 Timeout	unsigned
30339	31677	32675	Device 32 Reg 1	
30345	31689	32689	Device 32 Reg 7	

## Device Type Register

Table 63 Device Type register, dev = 1...32 (location in the device table and Modbus register space)

Word size	Address	data type	Description
16-bit integer	30026 + 10 x (dev - 1)		Remote Device Type
10 510 1110 601	30020 × 10 × (det 1)	unsigned	0: No Device
32-bit integer			1: Remote Switch
22 1 11 (1 11 11	22054 20 (1 4)		2: Remote Mux
32-bit floating point	32051 + 20 x (dev - 1)		3: SW and TC 4 Channel

## **Device ID Register**

Table 64 Device ID register, dev = 1...32 (location in the device table and Modbus register space)

Word size	Address	data type	Description
16-bit integer	30027 + 10 x (dev - 1)	uncianod	
32-bit integer	31053 + 20 x (dev - 1)	unsigned	Device ID
32-bit floating point	32053 + 20 x (dev - 1)		

## **Device Timeout Register**

Table 65 Device ID register, dev = 1...32 (location in the device table and Modbus register space)

Word size	Address	data type	Description
16-bit integer	oit integer 30028 + 10 x (dev - 1)		Devices have 120s timeout. When packet is received from device timeout counter is
32-bit integer	31055 + 20 x (dev - 1)	unsigned	loaded with 120s and is decremented every second.  If Timeout is 0, Device Type and ID are set to
32-bit floating point	32055 + 20 x (dev - 1)		O unless device is defined in device mapped to location dev.

# **Holding Registers (read and write registers)**

**Table 66 Input Register address space** 

Address	-			
16-bit integer	32-bit integer	Floating point	Description	Integer Type
40004	41007	42007	Global Switch Control <sup>1</sup>	unsigned
40005	41009	42009	Radio Device Specific 2	
•••	•••	•••		
40025	41049	42049	Global Switch State <sup>2</sup>	unsigned
40026	41051	42051	Device 1 Type	unsigned
40027	41053	42053	Device 1 ID	unsigned
40028	41055	42055	Device 1 Map	unsigned
40029	41057	42057	Device 1 Reg 1	unsigned
40030	41059	42059	reserved	
•••				
40035	41069	42069	reserved	
40036	41071	42071	Device 2 Type	unsigned
40037	41073	42073	Device 2 ID	unsigned
40038	41075	42075	Device 2 Map	unsigned
40039	41077	42075	Device 2 Reg 1	unsigned
40040	41079	42079	reserved	
40045	41089	42089	reserved	
•••				
40336	41671	42671	Device 32 Type	unsigned
40337	41673	42673	Device 32 ID	unsigned
40338	41675	42675	Device 32 Map	unsigned
40339	41677	42675	Device 32 Reg 1	unsigned
40340	41679	42679	reserved	
•••	•••	•••		
40345	41689	42689	reserved	

<sup>&</sup>lt;sup>1</sup> Radio Device Specific 1

## Radio Device Specific Registers

Remote Device uses Device Specific registers 1 and 6, Device Specific registers 2, 3, 4 and 5 are unused

<sup>&</sup>lt;sup>2</sup> Radio Device Specific 6

## Global Switch Control Register

Table 67 Global Switch Control unsigned integer register: address 16-bit 40004 and address 32-bit 41007

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read						Re	served	d (only	/ 32-bi	t regist	er)					
Write																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read Write							Rese	rved							Update	SW / MUX

Table 68 Global Switch Control unsigned integer field description

Field	Description
15-2 or 31-2	Should read 0
Reserved	
1	0: Remote device update rate is controlled independently
Update	1: Global Switch State register controls every devices update rate
0	0: Remote device switches and muxes are controlled independently
SW/MUX	1: Global Switch State register controls every devices switches and muxes

Table 69 Global Switch Control floating point register: address 42007

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read								<u></u>	TDI							
Write								C	ΓRL							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read								<u></u>	TDI							
Write								C	TRL							

**Table 70 Global Switch Control floating point field description** 

Field	Description
31-0	Read: Convert to unsigned integer and refer to <i>Table 68 Global Switch Control</i>
CTRL	unsigned integer field description
	Write: Generate unsigned integer according to <i>Table 68</i> and convert to floating point

## Global Switch State Register

Table 71 Global Switch State unsigned integer register: address 16-bit 40025 and address 32-bit 41049

							1	1		anu auc		1	1	40	47	1.0
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read						Re	served	l (only	32-bi	t regist	er)					
Write																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read Write							Rese	rved							Update	XNW/MS

Table 72 Global Switch State unsigned integer field description.

Field	Description
15-2 or 31-2	Should read 0
Reserved	
1	This bit is valid only if <i>Update</i> is set in <i>Global Switch Control register</i>
Update	0: Devices update rate is fastest
	1: Devices update rate is slowest
0	This bit is valid only if SW/MUX is set in Global Switch Control register
SW/MUX	0: Switches are open, muxes select input 1, outputs are disabled
	1: Switches are closed, muxes select input 2, outputs are enabled

Table 73 Global Switch State floating point register: address 42007

Tubic 75	010001	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	reace me	A Gum	omit i eg	100011 00	101.000 1									
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read								C+	ato							
Write								31	ate							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read								C+	ato							
Write								31	ate							

Table 74 Global Switch State floating point field description

Field	Description
31-0	Read: Convert to unsigned integer and refer to
State	Table 72 Global Switch State unsigned integer field description.
	Write: Generate unsigned integer according to
	Table 72 and convert to floating point

## Device Type Register

**Table 75 Device Type register** 

Word size	Address	data type	Description
16-bit integer	40026 + 10 x (dev - 1)	unsigned	If Mapped is set in the <b>Device Map register</b>
32-bit integer	41051 + 20 x (dev - 1)	unsigneu	this register and <i>Device ID register</i> defines
32-bit floating point	42051 + 20 x (dev - 1)		device mapped to location <i>dev</i>

## Device ID Register

**Table 76 Device ID register** 

Word size	Address	data type	Description
16-bit integer	40027 + 10 x (dev - 1)	unsigned	If Mapped is set in the <b>Device Map register</b>
32-bit integer	41053 + 20 x (dev - 1)	unsigned	this register and <i>Device Type register</i>
32-bit floating point	42053 + 20 x (dev - 1)		defines device mapped to location dev

## Device Map Register

Table 77 Device Map unsigned integer register: address 16-bit 40028 + 10\*(dev-1) and address 32-bit 41055 + 20\*(dev-1)

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read						Re	served	l (only	/ 32-bi	t regist	er)					
Write																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read Write							R	eserve	ed							Mapped

Table 78 Device Map unsigned integer field description

Field	Description
15-1 or 31-1	Should read 0
Reserved	
0	0: dev location is allocated dynamically
Mapped	1: dev location is reserved for device defined by <i>Device Type register</i> and <i>Device ID</i>
	registers

Table 79 Device Map floating point register: address 42055 + 20\*(dev-1)

Table 75	Device	viup iio	ating po	Jille reg	ister: ac	idi C33 4	2033	LO (GC	• -1							
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read								N.	lan							
Write								IV	lap							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read								N/	lap							
Write								IV	ıap							

**Table 80 Device Map floating point field description** 

Field	Description
31-0	Read: Convert to unsigned integer and refer to
Мар	Table 78 Device Map unsigned integer field description
	Write: Generate unsigned integer according to
	Table 78 and convert to floating point

## Device Reg 1 Register

**Table 81 Device ID register** 

Word size	Address	data type	Description
16-bit integer	40029 + 10*(dev-1)		The 1 <sup>st</sup> device specific register. This register can
32-bit integer	41057 + 20*(dev-1)	unsigned	be used to set switch/mux states and update rate modes. See device specific implementation
32-bit floating point	42057 + 20*(dev-1)		for details

## Remote Switch Device (device type = 1)

## Input Registers (read only registers)

Table 82 Input Register address, dev = 1...32 (location in the device table and Modbus register space)

Address	uress, uev = 152 (location		,	
16-bit integer	32-bit integer	Floating point	Description	Integer
30026 + 10*(dev-1)	31051 + 20*(dev-1)	32051 + 20*(dev-1)	Device Type	unsigned
30027 + 10*(dev-1)	31053 + 20*(dev-1)	32053 + 20*(dev-1)	Device ID	unsigned
30028 + 10*(dev-1)	31055 + 20*(dev-1)	32055 + 20*(dev-1)	Device Timeout	unsigned
30029 + 10*(dev-1)	31057 + 20*(dev-1)	32057 + 20*(dev-1)	Switch and Update State	unsigned
30030 + 10*(dev-1)	31059 + 20*(dev-1)	32059 + 20*(dev-1)	Temperature	signed
30031 + 10*(dev-1)	31061 + 20*(dev-1)	32061 + 20*(dev-1)	Input Voltage	unsigned
30032 + 10*(dev-1)	31063 + 20*(dev-1)	32063 + 20*(dev-1)	SW 1 Output Voltage	unsigned
30033 + 10*(dev-1)	31065 + 20*(dev-1)	32065 + 20*(dev-1)	SW 1 Output Current	unsigned
30034 + 10*(dev-1)	31067 + 20*(dev-1)	32067 + 20*(dev-1)	SW 2 Output Voltage	unsigned
30035 + 10*(dev-1)	31069 + 20*(dev-1)	32069 + 20*(dev-1)	SW 2 Output Current	unsigned

## Switch and Update Rate State Register

Refer to *Table 88 Switch and Update Rate State integer register* as read only register.

## Temperature Register

## **Table 83 Temperature register**

Word size	Address	data type	Description
16-bit integer	30030 + 10*(dev-1)	signed	Dovice Temperature [1/138°C]
32-bit integer	31059 + 20*(dev-1)	signed	Device Temperature [1/128°C]
32-bit floating point	32059 + 20*(dev-1)		Device Temperature [°C]

## Input Voltage Register

**Table 84 Input Voltage register** 

Word size	Address	data type	Description
16-bit integer	30031 + 10*(dev-1)	unsigned	Input Voltage [mV]
32-bit integer	31061 + 20*(dev-1)	unsigned	Input Voltage [mV]
32-bit floating point	32061 + 20*(dev-1)		Input Voltage [V]

## Switch Output Voltage and Current Registers

Table 85 Switch Output Voltage register, sw = 1...2

Word size	Address	data type	Description
16-bit integer	30032 + 10*(dev-1) + 2*(ch-1)	unsigned	Output Voltage [mV]
32-bit integer	31063 + 20*(dev-1) + 4*(ch-1)	unsigned	Output Voltage [mV]
32-bit floating point	32063 + 20*(dev-1) + 4*(ch-1)		Output Voltage [V]

#### Table 86 Switch Output Current register, sw = 1...2

Word size	Address	data type	Description
16-bit integer	30033 + 10*(dev-1) + 2*(sw-1)	unsigned	
32-bit integer	31065 + 20*(dev-1) + 4*(sw-1)	unsigned	Output Voltage [mA]
32-bit floating point	32065 + 20*(dev-1) + 4*(sw-1)		

## Holding Registers (read and write registers)

Table 87 Input Register address, dev = 1...32 (location in the device table and Modbus register space)

Address	uress, dev – 152 (location			
16-bit integer	32-bit integer	Floating point	Description	Integer
40026 + 10*(dev-1)	41051 + 20*(dev-1)	42051 + 20*(dev-1)	Device Type	unsigned
40027 + 10*(dev-1)	41053 + 20*(dev-1)	42053 + 20*(dev-1)	Device ID	unsigned
40028 + 10*(dev-1)	41055 + 20*(dev-1)	42055 + 20*(dev-1)	Device Map	unsigned
40029 + 10*(dev-1)	41057 + 20*(dev-1)	42057 + 20*(dev-1)	Switch and Update State	unsigned
40030 + 10*(dev-1)	41059 + 20*(dev-1)	42059 + 20*(dev-1)	reserved	
40031 + 10*(dev-1)	41061 + 20*(dev-1)	42061 + 20*(dev-1)	reserved	
40032 + 10*(dev-1)	41063 + 20*(dev-1)	42063 + 20*(dev-1)	reserved	
40033 + 10*(dev-1)	41065 + 20*(dev-1)	42065 + 20*(dev-1)	reserved	
40034 + 10*(dev-1)	41067 + 20*(dev-1)	42067 + 20*(dev-1)	reserved	
40035 + 10*(dev-1)	41069 + 20*(dev-1)	42069 + 20*(dev-1)	reserved	

# Switch and Update Rate State Register

## Table 88 Switch and Update Rate State integer register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read						Re	served	l (only	/ 32-bi	t regist	er)					
Write																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read Write				Rese	rved				Update		Rese	rved		SW2	SW1	6.5V Supply

## Table 89 Switch and Update Rate State integer field description

Field	Description
15-8 or 31-8	
Reserved	
7	0: Update interval 20s
Update	1: Update interval 2s
6-3	
Reserved	
2	0: Switch 2 open
SW2	1: Switch 2 closed
1	0: Switch 1 open
SW1	1: Switch 1 closed
0	0: 6.5V output disabled
6.5V Supply	1: 6.5V output enabled
	Note! When 6.5V Output is enabled update interval is 2s

#### Table 90 Switch and Update Rate State floating point register

	8 Point - 80-000															
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read		State														
Write																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read		Chaha														
Write		State														

#### Table 91 Switch and Update Rate State unsigned integer field description

Field	Description
31-0	Read: Convert to unsigned integer and refer to
State	Table 89 Switch and Update Rate State integer field description
	Write: Create unsigned integer according to
	Table 89 and convert to floating point

## Remote Mux Device (device type = 2)

### Input Registers (read only registers)

Table 92 Input Register address, dev = 1...32 (location in the device table and Modbus register space)

Address				
16-bit integer	32-bit integer	Floating point	Description	Integer
30026 + 10*(dev-1)	31051 + 20*(dev-1)	32051 + 20*(dev-1)	Device Type	unsigned
30027 + 10*(dev-1)	31053 + 20*(dev-1)	32053 + 20*(dev-1)	Device ID	unsigned
30028 + 10*(dev-1)	31055 + 20*(dev-1)	32055 + 20*(dev-1)	Device Timeout	unsigned
30029 + 10*(dev-1)	31057 + 20*(dev-1)	32057 + 20*(dev-1)	Mux and Update State	unsigned
30030 + 10*(dev-1)	31059 + 20*(dev-1)	32059 + 20*(dev-1)	Temperature	signed
30031 + 10*(dev-1)	31061 + 20*(dev-1)	32061 + 20*(dev-1)	Input Voltage	unsigned
30032 + 10*(dev-1)	31063 + 20*(dev-1)	32063 + 20*(dev-1)	reserved	
30033 + 10*(dev-1)	31065 + 20*(dev-1)	32065 + 20*(dev-1)	reserved	
30034 + 10*(dev-1)	31067 + 20*(dev-1)	32067 + 20*(dev-1)	reserved	
30035 + 10*(dev-1)	31069 + 20*(dev-1)	32069 + 20*(dev-1)	reserved	

## Mux and Update Rate State Register

Refer to *Table 96 Mux and Update Rate State unsigned integer register* as read only register.

#### Temperature Register

**Table 93 Temperature register** 

Word size	Word size Address		Description
16-bit integer	30030 + 10 x (dev - 1)	signed	Device Temperature [1/128°C]
32-bit integer	31059 + 20 x (dev - 1)	signed	Device remperature [1/128 C]
32-bit floating point	, ,		Device Temperature [°C]

## Input Voltage Register

**Table 94 Input Voltage register** 

Word size Address		data type	Description	
16-bit integer	• • • • • • • • •		Innut Valtaga [mV]	
32-bit integer			Input Voltage [mV]	
32-bit floating point	32061 + 20*(dev-1)		Input Voltage [V]	

## Holding Registers (read and write registers)

Table 95 Input Register address, dev = 1...32 (location in the device table and Modbus register space)

Address				
16-bit integer	32-bit integer	Floating point	Description	Integer
40026 + 10*(dev-1)	41051 + 20*(dev-1)	42051 + 20*(dev-1)	Device Type	unsigned
40027 + 10*(dev-1)	41053 + 20*(dev-1)	42053 + 20*(dev-1)	Device ID	unsigned
40028 + 10*(dev-1)	41055 + 20*(dev-1)	42055 + 20*(dev-1)	Device Map	unsigned
40029 + 10*(dev-1)	41057 + 20*(dev-1)	42057 + 20*(dev-1)	Mux and Update State	unsigned
40030 + 10*(dev-1)	41059 + 20*(dev-1)	42059 + 20*(dev-1)	reserved	
40031 + 10*(dev-1)	41061 + 20*(dev-1)	42061 + 20*(dev-1)	reserved	
40032 + 10*(dev-1)	41063 + 20*(dev-1)	42063 + 20*(dev-1)	reserved	
40033 + 10*(dev-1)	41065 + 20*(dev-1)	42065 + 20*(dev-1)	reserved	
40034 + 10*(dev-1)	41067 + 20*(dev-1)	42067 + 20*(dev-1)	reserved	
40035 + 10*(dev-1)	41069 + 20*(dev-1)	42069 + 20*(dev-1)	reserved	

# Mux and Update Rate State Register

## Table 96 Mux and Update Rate State unsigned integer register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read		Reserved (only 32-bit register)														
Write																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read Write	Reserved				Update	Re	eserve	d	MUX4	MUX3	MUX2	MUX1				

## Table 97 Mux and Update Rate State unsigned integer field description

Field	Description
15-8 or 31-8	
Reserved	
7	0: Update interval 20s
Update	1: Update interval 2s
6-4	
Reserved	
3	0: Mux 4 Output 1
MUX4	1: Mux 4 Output 2
2	0: Mux 3 Output 1
MUX3	1: Mux 3 Output 2
1	0: Mux 2 Output 1
MUX2	1: Mux 2 Output 2
0	0: Mux 1 Output 1
MUX1	1: Mux 1 Output 2

#### Table 98 Switch and Update Rate State floating point register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read State																
Write																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read		Ctata														
Write		State														

#### Table 99 Switch and Update Rate State unsigned integer field description

Field	Description					
31-0	Read: Convert to unsigned integer and refer to					
State	ple 97 Mux and Update Rate State unsigned integer field description					
	Write: Create unsigned integer according to					
	Table 97 and convert to floating point					

## RemoteSWmini (4 Channel TC) (device type = 3)

## Input Registers (read only registers)

Table 100 Input Register address, dev = 1...32 (location in the device table and Modbus register space)

Address				
16-bit integer	32-bit integer	Floating point	Description	Integer
30026 + 10*(dev-1)	31051 + 20*(dev-1)	32051 + 20*(dev-1)	Device Type	unsigned
30027 + 10*(dev-1)	31053 + 20*(dev-1)	32053 + 20*(dev-1)	Device ID	unsigned
30028 + 10*(dev-1)	31055 + 20*(dev-1)	32055 + 20*(dev-1)	Device Timeout	unsigned
30029 + 10*(dev-1)	31057 + 20*(dev-1)	32057 + 20*(dev-1)	Switch and Update State	unsigned
30030 + 10*(dev-1)	31059 + 20*(dev-1)	32059 + 20*(dev-1)	Temperature	signed
30031 + 10*(dev-1)	31061 + 20*(dev-1)	32061 + 20*(dev-1)	Input Voltage	unsigned
30032 + 10*(dev-1)	31063 + 20*(dev-1)	32063 + 20*(dev-1)	TC Ch 1 Temperature	signed
30033 + 10*(dev-1)	31065 + 20*(dev-1)	32065 + 20*(dev-1)	TC Ch 2 Temperature	signed
30034 + 10*(dev-1)	31067 + 20*(dev-1)	32067 + 20*(dev-1)	TC Ch 3 Temperature	signed
30035 + 10*(dev-1)	31069 + 20*(dev-1)	32069 + 20*(dev-1)	TC Ch 4 Temperature	signed

## Switch and Update Rate State Register

Refer to *Table 105 Switch and Update Rate State unsigned integer register* as read only register.

#### Temperature Register

#### **Table 101 Temperature register**

Word size	Address	data type	Description		
16-bit integer	integer 30030 + 10 x (dev - 1)		Device Temperature [1/128°C]		
32-bit integer	31059 + 20 x (dev - 1)	signed	Device reinperature [1/128 C]		
32-bit floating point	32059 + 20 x (dev - 1)		Device Temperature [°C]		

## Input Voltage Register

#### **Table 102 Input Voltage register**

Word size	Address	data type	Description		
16-bit integer	t integer 30031 + 10 x (dev - 1)		Innut Valtage [mV]		
32-bit integer	31061 + 20 x (dev - 1)	unsigned	Input Voltage [mV]		
32-bit floating point	32061 + 20 x (dev - 1)		Input Voltage [V]		

## Thermocouple (TC) temperature

Table 103 Switch Output Voltage register, ch = 1...4

Word size Address			Description
16-bit integer	30032 + 10*(dev-1) + (ch-1)	signed	Thermocouple Temperature
32-bit integer	eger 31063 + 20 x (dev-1) + 2 x (ch-1)		[1/16°C]
32-bit floating point	32063 + 20 x (dev-1) + 2 x (ch-1)		Thermocouple Temperature [°C]

## Holding Registers (read and write registers)

Table 104 Input Register address, dev = 1...32 (location in the device table and Modbus register space)

Address				
16-bit integer	32-bit integer	Floating point	Description	Integer
40026 + 10*(dev-1)	41051 + 20*(dev-1)	42051 + 20*(dev-1)	Device Type	unsigned
40027 + 10*(dev-1)	41053 + 20*(dev-1)	42053 + 20*(dev-1)	Device ID	unsigned
40028 + 10*(dev-1)	41055 + 20*(dev-1)	42055 + 20*(dev-1)	Device Map	unsigned
40029 + 10*(dev-1)	41057 + 20*(dev-1)	42057 + 20*(dev-1)	Switch and Update State	unsigned
40030 + 10*(dev-1)	41059 + 20*(dev-1)	42059 + 20*(dev-1)	reserved	
40031 + 10*(dev-1)	41061 + 20*(dev-1)	42061 + 20*(dev-1)	reserved	
40032 + 10*(dev-1)	41063 + 20*(dev-1)	42063 + 20*(dev-1)	reserved	
40033 + 10*(dev-1)	41065 + 20*(dev-1)	42065 + 20*(dev-1)	reserved	
40034 + 10*(dev-1)	41067 + 20*(dev-1)	42067 + 20*(dev-1)	reserved	
40035 + 10*(dev-1)	41069 + 20*(dev-1)	42069 + 20*(dev-1)	reserved	

## Switch and Update Rate State Register

Table 105 Switch and Update Rate State unsigned integer register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read Write						Re	served	d (only	/ 32-bi	t regist	ter)					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read Write	Reserved						Update		Reserved					6V Output		

#### Table 106 Switch and Update Rate State unsigned integer field description

Field	Description				
15-8 or 31-8					
Reserved					
7-6	00: Update interval 20				
Update	10: Update interval 2s				
	X1: Update rate 5Hz				
5-1					
Reserved					
0	0: 6V output voltage disabled				
6V Output	1: 6V output voltage enabled				
	Note! When 6V output voltage enabled update interval is a 2s or 5Hz				