# **Project 1**

CDA 5155: Fall 2020

**Due Date: Oct 06, 11:30 PM** 

You are not allowed to take or give help in completing this project. No late submission will be accepted. Please include the following sentence on top of your source file: On my honor, I have neither given nor received unauthorized aid on this assignment.

In this project you will create a simple MIPS simulator which will perform the following two tasks. **Please develop your project in one** (C, C++, Java or Python) **source file** to avoid the stress of combining multiple files before submission and making sure it still works correctly.

- Load a specified MIPS text file<sup>1</sup> and generate the assembly code equivalent to the input file (**disassembler**). Please see the sample input file and disassembly output from the webpage.
- Generate the instruction-by-instruction simulation of the MIPS code (**simulator**). It should also produce/print the contents of *registers* and *data memories* after execution of each instruction. Please see the sample simulation output file from the course assignments webpage.

You do not have to implement any exception/interrupt handling for this project.

#### **Instructions**

For reference, please use the MIPS Instruction Set Architecture PDF (available from class project1 webpage) to see the format for each instruction and pay attention to the following changes.

Your disassembler/simulator need to support the two categories of MIPS instructions shown in **Figure 1.** 

Category-1	Category-2
* J, JR, BEQ, BLTZ, BGTZ	* ADD, SUB, MUL, AND
* BREAK	* OR, XOR, NOR
* SW, LW	* SLT
* SLL, SRL, SRA	* ADDI
* NOP	* ANDI, ORI, XORI

Figure 1: Two categories of instructions

The format of Category-1 instructions is described in **Figure 2**. If the instruction belongs to **Category-1**, the first two bits (leftmost bits) are always "01" followed by 4 bits Opcode. Please note that instead of using 6 bits Opcode in MIPS, we use 4 bits Opcode as described in **Figure 3**. The remaining part of the instruction binary is exactly the same as the original MIPS instruction set.

01	Opcode (4 bits)	Same as MIPS instruction
----	-----------------	--------------------------

Figure 2: Format of Instructions in Category-1

<sup>&</sup>lt;sup>1</sup> This is a text file consisting of 0/1's (not a binary file). See the sample input file sample.txt in the Project1 webpage.

Instruction	Identification bits
J	0000
JR	0001
BEQ	0010
BLTZ	0011
BGTZ	0100
BREAK	0101
SW	0110
LW	0111
SLL	1000
SRL	1001
SRA	1010
NOP	1011

Figure 3: Opcode for Category-1 instructions

Please pay attention to the exact description of instruction formats and its interpretation in MIPS instruction set manual. For example, in case of **J** instruction, the 26 bit instruction\_index is shifted left by two bits (padded with 00 at LSB side) and then the leftmost (MSB side) four bits of the delay slot instruction are used to form the four bits (MSB side) of the target address. Similarly, for **BEQ**, **BLTZ** and **BGTZ** instructions, the 16 bit offset is shifted left by two bits to form 18 bit signed offset that is added with the address of the next instruction to form the target address. **Please note that we do not consider** delay slot **for this project**. In other words, an instruction following the branch instruction should be treated as a regular instruction (see sample\_simulation.txt).

If the instruction belongs to **Category-2**, the first two bits (leftmost two bits) are always "11". Then the following 4 bits serve as identification bits which are specified in **Figure 4**.

Instruction	Identification bits
ADD	0000
SUB	0001
MUL	0010
AND	0011
OR	0100
XOR	0101
NOR	0110
SLT	0111
ADDI	1000
ANDI	1001
ORI	1010
XORI	1011

Figure 4: Identification bits for Category-2 instructions

Instructions in Category-2 can be further divided into two sub-sets according to whether source 2 is register or immediate. When the source 2 is register, ("rd  $\leftarrow$  rs op rt"), the format is shown in **Figure 5**.

11   Identification bits (4 bits)   rs (5 bits)   rt (5 bits)   rd (5 bits)   UUUUUUUUUUU	11	identification bits (4 bits)	rs (5 bits)		rd (5 bits)	00000000000
---	----	------------------------------	-------------	--	-------------	-------------

Figure 5: Format of Category-2 instructions with source2 as register

When source 2 is an immediate ("rt  $\leftarrow$  rs op immediate\_value"), the format is shown in **Figure 6**.

11	identification bits (4 bits)	rs (5 bits)	rt (5 bits)	immediate_value (16 bits)

Figure 6: Format of Category-2 instructions with source2 as register

Once you look at the sample\_disassembly.txt in the assignments (Project1) webpage, it may be confusing for you to see that the last 16 bits of the following binary (offset) has the value of 17 but the assembly shows it as 68. This is a convention issue with MIPS. The binary always shows the actual offset (17 in this case) value. However, the assembly always shows the value shifted by 2 bits to the left (i.e., multiplied by 4).

0100100000100010 0000000000010001 264 BEQ R1, R2, #68

Please note there are also convention related confusion for other instructions. For example, in many binary format, the destination is the middle operand, whereas the destination always shows up as the leftmost operand in assembly instructions copcode, dest, src1, src2>.

## Sample Input/Output Fils

Your program will be given a binary (text) input file. This file will contain a sequence of 32-bit instruction words which begin at address "256". The final instruction in the sequence of instructions is always BREAK. Following the BREAK instruction (immediately after BREAK), there is a sequence of 32-bit 2's complement signed integers for the program data up to the end of the file. The NEWLINE character can be either "\n" (linux) or "\r\n" (windows). Your code should work for both cases. Please download the sample input/output files using "Save As" instead of using copy/paste of the content.

Your MIPS simulator (with executable name as **MIPSsim**) should accept an input file (**inputfilename.txt**) in the following command format and produce two output files **in the same directory**: **disassembly.txt** (contains disassembled output) and **simulation.txt** (contains the simulation trace). Please hardcode the names of the output files. **Please do not hardcode the input filename**. It will be specified when running your program. It can be "sample.txt" or "test.txt".

#### MIPSsim inputfilename.txt

Correct handling of the sample input file (with possible different data values) will be used to determine 60% of the credit. The remaining 40% will be determined from other valid test cases that you will not have access prior to grading. It is recommended that you construct your own sample input files with which to further test your disassembler/simulator.

The disassembler output file should contain 3 columns of data with each column separated by one tab character ('\t' or char(9)). See the sample disassembly file in the class Project1 webpage.

- 1. The text (e.g., 0's and 1's) string representing the 32-bit data word at that location.
- 2. The address (in decimal) of that location
- 3. The disassembled instruction.

Note, if you are displaying an instruction, the third column should contain every part of the instruction, with each argument separated by a comma and then a space (", ").

The simulation output file should have the following format.

```
* 20 hyphens and a new line
```

- \* Cycle <cycleNumber>: <tab><instr\_Address><tab><instr\_string>
- \* < blank\_line >
- \* Registers
- \* R00:<tab><int(R0)><tab><int(R1)>...<tab><int(R7)>
- \* R08:<tab><int(R8)><tab><int(R9)>...<tab><int(R15)>
- \* R16:<tab><int(R16)><tab><int(R17)>...<tab><int(R23)>
- \* R24:<tab><int(R24 ><tab><int(R25)>...<tab><int(R31)>
- \* < blank line >
- \* Data
- \* <firstDataAddress>:<tab><display 8 data words as integers with tabs in between>
- \* ..... <continue until the last data word>

The instructions and instruction arguments should be in capital letters. Display all integer values in decimal. Immediate values should be preceded by a "#" symbol. **Note that some instructions take signed immediate values while others take unsigned immediate values**. You will have to make sure you properly display a signed or unsigned value depending on the context.

Because we will be using " $\mathbf{diff}$  - $\mathbf{w}$  - $\mathbf{B}$ " to check your output versus ours, please follow the output formatting. TA may not be able to debug in case of any mismatch. In other words, mismatches can be treated as wrong output.

The course project webpage contains the following sample programs/files to test your disassembler/simulator.

- <u>sample.txt</u>: This is the input to your program.
- <u>sample\_disassembly.txt</u>: This is what your program should produce as disassembled output.
- sample\_simulation.txt : This is what your program should output as simulation trace.

## **Submission Policy:**

Please follow the submission policy outlined below. There can be up to 10% score penalty based on the nature of submission policy violations.

1. Please develop your project in one source file. In other words, you cannot submit your project if you have designed it using multiple source files. Please add ".txt" at the end of your filename. Your file name must be MIPSsim (e.g., MIPSsim.c.txt or MIPSsim.cpp.txt or

MIPSsim.java.txt). On top of the source file, please include the sentence: "/\* On my honor, I have neither given nor received unauthorized aid on this assignment \*/".

- 2. Please test your submission. These are the exact steps we will follow too.
  - o Download your submission from eLearning (ensures your upload was successful).
  - o Remove ".txt" extension (e.g., MIPSsim.c.txt should be renamed to MIPSsim.c)
  - o Login to thunder.cise.ufl.edu or storm.cise.ufl.edu. If you don't have a CISE account, go to https://register.cise.ufl.edu/register/ and apply for one CISE class account. Then you use putty and winscp or other tools to login. Ideally, if your program works on any Linux machine, it should work when we run them. However, if you get correct results on a Windows or MAC system, we may not get the same results when we run on storm or thunder. To avoid this headache and time waste, we strongly recommend you to test your program on a CISE server (thunder or storm).
  - o Please compile to produce an executable named MIPSsim.
    - gcc MIPSsim.c –o MIPSsim or javac MIPSsim.java or g++ MIPSsim.cpp –o MIPSsim
  - o Please do not print anything on screen.
  - Please do not hardcode input filename, accept it as a command line option. You should hardcode your output filenames. Execution should always produce **disassembly.txt** and **simulation.txt** irrespective of the input filename.
  - Execute to generate disassembly and simulation files and test with correct/provided ones
    - ./MIPSsim inputfilename.txt or java MIPSsim inputfilename.txt
    - diff –w –B disassembly.txt sample disassembly.txt
    - diff –w –B simulation.txt sample\_simulation.txt
- 3. In previous years, there were many cases where output format was different, filename was different, command line arguments were different, or e-Learning submission was missing, etc. All of these led to un-necessary frustration and waste of time for TA, instructor and students. Please use the exactly same commands as outlined above to avoid 10% score penalty.
- 4. You are not allowed to take or give any help in completing this project. In the previous years, some students violated academic honesty (giving help or taking help in completing this project). We were able to establish violation in several cases those students received "0" in the project. This year we would also impose one additional letter grade penalty. Someone could potentially lose two letter grade points (e.g., "A-" grade to "B" grade) one for getting 0 score in the project and then another grade point penalty on top of it. Moreover, the names of the students will also be reported to UF Dean of Students Office (DSO). If your name is already in DSO for violation in another course, the penalty for second offence is determined by DSO. In the past, two students from my class were suspended for a semester due to repeat academic honesty violation (implies deportation for international students).