

## → Push / Pop:-

push word ptr 20h  
 size specifier  
 { mov ax, 20h  
 push ax }

→ immediate value

00h, 00h, 00h, 00h, 00h → 20h 16-bit value  
 [0], [0], [0], [0], [0]

pop 20h (x)

Constant → (constant can't be l. value)  
 (Size can't be determined)  
 (It is stored in code segment)  
 (not in data segment)

## Intrinsic Data Types:-

8-bit / 16 / 32 / 64-bit

Format:-

→ optional

[name] directive initializer, [initializer]----

i. db (Define byte)

char / value db 20h ; 1-byte  
 next db ? [80] (not initialized) ; 1-byte  
 list db 1, 2, 3, 4 ; 4-bytes  
 list2 db 10 dup(0) ; duplicate operator

↳ duplicate operator → arranges

list2 db 10 dup(?)

db 255 ; 0 → 255

no-name

char? db 'A'

ASCII code (65)

ii) dw (define word)

values dw 100h, 100h  
listw dw 400, 500, 600, 700, 800  
(0), (2), (4), (6), (8)

dw ?

100h = 256  
(16-bit each variable)

push values  
pop listw

iii) dd (Define double word)

big dd 7A040h  
array dd 47Ah, 42h, 67h, 0AAh  
AAh dd ?  
[0] [4] [8] [12]

iv) dq (Define Quad word)

vbig dq 743298Ah

Addressing Modes of x86 Microprocessor:-

1. Register Addressing Mode:-

- Both destination and source are registers of the same size
- CS Can't be destination
- Both dest. and source can't be segment registers

e.g:-  
mov ax, bx ✓  
mov cx, dx X (Size mismatch)  
mov al, ah ✓



`mov ds, es` X (C point)  
`mov cs, ax` X (B point)

Formats:-

`mov reg 8, reg 8`

`mov reg 16, reg 16`

`mov reg 8, reg 16`

`mov reg 16, reg 8`

2. Immediate Addressing:-

A constant immediately follows the op-code.

e.g.:-

`mov al, 'A'`

`mov bx, 42h`

`mov cl, 01101111b`

`mov dl, 20`

`mov cx, 'AB'`

`mov ah, 0ah`

3. Register Indirect Addressing:-

Register indirectly refers to memory.

e.g.:-

`mov ax, [bx]`

⇒ `bx` contains the offset of data in data segment.


Load effective address

`mov bx, offset list 2`

`mov ax, [bx]`

OR `lea bx, list 2`

26-bit value



0. mov cl, 90
1. mov [bx], cl
2. lea bx, next

mov [bx], 1 (If no name)  
↓  
address of memory offset

mov [bx], [dx] → X  
0 → value  
1 → next

→ Memory to memory transfer is not allowed

mov ax, [bx]  
mov [bx], ax

Problem:- It can't determine size of data to be transferred.

mov [bx], 200

Sol 1:- mov word ptr [bx], 200 } 0x

Sol 2:- mov ax, 200

mov [bx], ax



mov cl, [sp]

⇒ 8-bit contents at offset given by SP from stack segment.

mov cl, ds: [sp]

segment override  
mov es: [bx], dx

## Indexed Addressing:-

list dw 22 dup(0)

mov ax, list [si]

0, 2, 4

→ displacement  
↓  
replace with  
offset on  
runtime

ax8b db 200 dup(0)

mov ax8b [di], cl

0, 2, 2, 3, ---

mov ax, [bx + si]

mov ax, es: [bx + si]

Base: bx, bp

index: di, si



## ⑤ Base-Plus-Index:-

Base: BX, BP

Index: DI, SI

Eg:-  
 $\text{mov } [BP + DI], CX$   
 $\text{mov } SS: [BP + DI], DX$

offset in

$\text{mov } es: [BX + DI], word ptr 200h$

segment prefix

size specifier

## ⑥ Based, Index plus displacement:-

→ Name is replaced by displacement on runtime.

TwoD db, 10 dup(50)

$\text{mov } di, 0$

$\text{mov } si, 2$

$\text{mov } bx, 30$

$\text{mov } dx, \text{TwoD}[bx+si]$

disp

base of index

$\text{mov } \text{TwoD}[bx+di], al$

	0	1	2	3	4	5	6	7	8	9
0	50	50								
1	50	50								10
2										10
3										10
4										
5										
6										
7										
8										
9										

TwoD[3,2]



mov al, 30

mov dl, 35

add al, dl

mov dl, al

mov ah, 2

int 21h

Output: A

1) Data Movement:- mov, lea, push, pop

Lahf, sahf, LxS

2) Arithmetic:-

ADD, SUB, INC, dec, mul, div, neg, cmp (comparison)

3) Logical:-

and, or, xor, not

4) Program Constraints:-

jmp, int, call, jx, loop



div:-

mov dl, 8  
mov bx, 18

1 → Q  
10 18, 16 low Q R  
10 18, 16 1, 8

18 → R

mov ax, bx

mov bl, 10

div bl → ;

mov R, ah

mov Q, al

28, 16  
16, 16  
16, 16

8-bit → 16 bit  
16, 16 accumulator  
16, 16

→ numerator

ax  
bl → denominator

Lahf:- (Load ah from flags)

order  
Lahf

dest. source

8-bit lowest flags

ah f  
source dest

(store ah into flags)

lower 8-bit flags

LX S (X = D/E/S)

mem 32 dx ?  
bx, mem 32

2DS

Copy

lower 16-bit (offset part)

higher 16-bit (segment part)



## mul (Multiply):-

Generally, `mul reg8`

eg; `mul dx`

Generally, `mul reg16`

`mul cx`

Implicit  
ax, dx  
Explicit  
reg8

$$ax = \frac{ax}{x} \times reg8$$

$$dx:ax = ax \times dx$$

$$dx:ax = ax \times reg16$$

$$dx:ax = ax \times cx$$

$$(qib) \times 2 + 9I = 9I$$

## div (divide):-

Generally, `div reg8`

$$\frac{ax}{reg8} \quad Q: al, R: ah$$

`div reg16`

$$dx:ax \rightarrow Q: ax, R: dx$$

## jmp:-

Generally `jmp target-label`

## Formats:-

`jmp disp8`

`jmp disp16`

`jmp reg16`



e.g.:-  
 mov dx, 10  
 mov ax, 20  
 jmp next  
 mov cx, ax  
 mul cx  
 inc cx  
 add bx, ax  
 next:

; 4 byte  
 ; 4 byte  
 ; 2 byte

$$IP = IP + 10(\text{disp})$$

## 2. Call and return

Call disp 16 bit  
 Call reg 16

mov dx, 10  
 mov ax, 20  
 call next

1. Push IP

$$IP = IP + \text{disp}$$

mov cx, ax  
 mul cx  
 inc cx  
 next: add bx, ax  
 dec bx  
 set

jmp over

over:

1. Pop IP



3. int

format:

eg. - int (22h)

Program flow control:-

Conditional

1. FLAG based

JC (Jump if carry) CF = 1

JNC (Jump if no carry) CF = 0

JS (Jump if sign) SF = 1

JNS (Jump if no sign) SF = 0

JZ (Jump if zero) ZF = 1

JNZ (Jump if not zero) ZF = 0

JO (Jump if overflow) OF = 1

JNO (Jump if no overflow) OF = 0

JP (Jump if parity) } PF = 1

JPE (Jump if parity even)

JNP (Jump if no parity) } PF = 0

JPO (Jump if parity odd)

2. Relational - operator Based:-

{ JA (Jump if above) >

{ JNBE (Jump if not below or equal) ! < =  
(greater) ↑

{ JNA (Jump if not above) ! >

{ JBE (Jump if below or equal) < =

{ JB	(Jump if below)	!	>	=
{ JNAE	(Jump if not above or equal)	!	<	=
{ JNB	(Jump if not below)	!	<	=
{ JAE	(Jump if above or equal)		>	=
{ JE	(Jump if equal)		=	=
{ JNE	(Jump if not equal)		!	=

$$\begin{aligned}
 & \text{an} \begin{cases} \text{even: Rem} = 0 \\ \text{odd: Rem} = 1 \end{cases} \leftarrow n_i / 2 \\
 & \begin{aligned} & 1 = 70 \\ & 0 = 70 \\ & 1 = 35 \\ & 0 = 35 \\ & 1 = 17 \\ & 0 = 17 \\ & 1 = 8 \\ & 0 = 8 \\ & 1 = 4 \\ & 0 = 4 \\ & 1 = 2 \\ & 0 = 2 \end{aligned} \begin{cases} \text{ax} = m \\ \text{al} \leftarrow n_i \\ \text{lah} \leftarrow 0 \end{cases}
 \end{aligned}$$