

* Computer Components:-

→ CPU → micro-processor (All components in a single chip)
memory ↔ I/O

• CPU = CU + ALU + MMU

All in single chip (IC)

• 4 bits = 1 nibble

→ Second micro processor:

→ Intel made first micro-

• Intel 8086 (June, 1978)

processor (Intel 4004) in

• Clock Speed $1\text{K} = 5\text{MHz}$

Nov. 1971 and still making

$\Rightarrow (0.33\text{ MIPS})$

these processor as no

Million instructions per second

other is making:

• Transistor = 29000

• having clock speed 108 kHz

• Bus-width = 16 bits

• No. of Transistors: 2300

• Addressing Memory = 1MB

• Bus width 4-bit

↳ used in portable computing

• Addressable memory 640 bytes

• $1\text{MB} = 2^{20} = 2^{10} \cdot 2^{10} \Rightarrow$ Address Bus 20 bits

\Rightarrow For assembly language we learn instruction set of 8086 micro-processor

→ Intel 80286 (Feb 1982)

• 6MHz (0.9 MIPS)

• 134,000

• 16 bits

• 16 MB $\Rightarrow 1\text{MB} = 2^4 \cdot 2^{20} = 2^{24} \Rightarrow 24\text{-bits}$

• virtual memory 1GB

↳ Hard disk have one GB of capacity to run a program (virtual memory).

→ Intel 80386 DX (Oct 1985)

• 16 MHz (5 mb MIPS)

• 275000

- 32 bits
- 4 GB $\Rightarrow 4(1K, 1M)B = 2^2 \cdot 2^{10} \cdot 2^{20} = 2^{32} \Rightarrow 32\text{-bits}$
- 64 TB in virtual memory

→ Intel 80486 (April 1989)

- 25 MHz (20 mips)
- 1.2 million instructions : 8K unified level 1 cache
- 32 bits
- 4 GB
- 64 TB

* Pentium Series:

$\therefore 1 \text{ million} = 10^6$

→ Pentium (March 1993)

$\therefore 1 \text{ mega} = 2^{20}$

- Clock Speed 60 MHz (100 Mips)
- Transistors 3.1 million (0.6 microns)
- Bus width 64 bit
- Addressable memory 4GB $\Rightarrow 2^{32}$ (4.1K.1M)
- virtual memory 64 TB
- L1 Split cache 16K (8K + 8K)

instruction \swarrow \searrow Data

→ write addresses always in binary.

→ Pentium Pro (Nov 1995)

- 166 MHz (7.1 SPEC int 95, 6.21 SPEC fp 95).

- 64 bit.

\therefore instead of using

- 75 million (0.35 micron)

high clock processor

- 64 GB

use two processors

- 64 TB

of low clock

- L1 Split cache

Speed to avoid heat.

→ write about microns.

* Memory Banks:-

=> 8088

• Data bus 8 bit

(D₇ — D₀) → width

• Address bus 20 bit

(A₁₉ — A₀)

Addressable memory 1MB

2²⁰ - 1 → FFFFFFFh

1M - 1 FFFFFFFh

00002h

00001h


20/4 => 00000h
Hexa ←

D₇

D₀


Memory banks

- ii) Processor 8086 \downarrow 2-bytes (At one time to handle)
 Data bus 16-bits ($D_{15} - D_0$)
 Address bus 20-bits ($A_{19} - A_0$)



• Processor generate the process which is output.

- iii) Processor 80386 \downarrow 4-bytes (8bytes X 4 Banks) = 32
 Data Bus 32-bits ($D_{31} - D_0$)
 Address Bus 32-bits ($A_{31} - A_0$)



\Rightarrow why these two cycle if we start from ($B_1/B_2/B_3$)
 and only one cycle if start from (B_0)

* Assignment 1 :-

Draw memory map of following processors.

a) 80286

b) Pentium pro

*) Programming Model of X86 micro-processors:-

- General Purpose Register
- Special Purpose Register:-

→ These register use by programmer according to his wish that he may put data or any thing on it

→ These register use accordingly by which purpose they made not all general

For 16 bits:

| | | | |
|----|----|------------------|---|
| 15 | 8 | 7 | 0 |
| AH | AL | Accumulator (AX) | |
| BH | BL | Base (BX) | |
| CH | CL | Counter (CX) | |
| DH | DL | Data (DX) | |

Here H Show High L Shows Low and X Shows Total.

→ The above box Shows name of registers and their representation.

The above Box Continue as:-

| | | |
|---|---|------------------------|
| - | - | Base pointer (BP) |
| - | - | Stack pointer (SP) |
| - | - | Source index (SI) |
| - | - | Destination index (DI) |

These all registers are present in all

Types of CPU like (8086/80286/80386)

Now for 32-bits:-

(8086/80286/80386)

| 31 | 16 | 8 | 7 | 0 |
|-----|----|----|---|------------------------|
| EAX | AH | AL | | Accumulator (AX) |
| EBX | BH | BL | | Base (BX) |
| ECX | CH | CL | | Count (CX) |
| EDX | DH | DL | | Data (DX) |
| EBP | - | - | | Base pointer (BP) |
| ESP | - | - | | Stack pointer (SP) |
| ESI | - | - | | Source index (SI) |
| EDI | - | - | | Destination index (DI) |

386DX/486DX/Pentium

→ The above both diagrams are general purpose registers.

⇒ Now if we have 64-bit then we go upto 63-bit and above column E will simply replace by R as:
EAX → RAX.

* Accumulator:-

Usually holds one operand of a binary operation.

* Base:-

Usually it is used to hold the address of any data item.

*) Count :- Holds the number of iterations for a loop.

*) Data :- The other operand of a binary operation may be kept in data register.

*) Base pointer :- Usually points to the start of any data item → (Holds address of)

*) Stack pointer :- Holds the address of top element of stack

*) Source Index :- Holds the address of source string.

*) Destination Index :- Holds the address of destination string.

x) Special Purpose Registers:-

| | | | |
|---------------|---|---------------|----|
| 8086 80286 | { | Code Segment | CS |
| | | Data Segment | DS |
| | | Extra Segment | ES |
| | | Stack Segment | SS |
| | | | FS |
| | | | GS |

∴ They only the 16-bits registers.

→ Program = instruction + Data

∴ when a program

run special purpose

registers can be change

but general purpose


can't be change

→ CS points to the start of Code Segment

→ DS points to the start of data Segment

* Flags :-

∴ It is also a register.



↳ Describes the status of micro-processor after an operation.

mov AL :- 0110 0011 b

mov BL :- 1000 1111 b

add al, bl

$$al = al + bl$$

ob-code dest, Source

• (Carry flag) CF = 0

• (Parity flag) PF = 0

• Auxiliary carry (AC) = 1 Odd

• Zero flag (ZF) = 0

• Sign Flag (SF) = 1

↳ By Adding above :- 1111 0010

→ A byte will be low order nibble OR high order nibble. e.g.

1111 0010

↳ This will store in al. If there is a carry value it will be carry flag. Above answer has zero carry.

3rd order Low order nibble

→ MSB represents sign for signed data. eg. (0 → +), (1 → -) = Flags =

• IF (TF) = 1 then debugging is ON

• Interrupt Flag (IF) = 1 Normally interrupt are enabled by default.

• Direction Flag (DF) = 0

Low index to high index ~~reverse~~ ← Normal

• Overflow Flag (OF) = 0
clear

→ There are some instructions in x86 Assembly language that check flags.

JC Jump if (CF) = 1

⇒ (BX) will default with (DS) → data segment.

BX will work inside DS not outside. eg.

(0 → 59) not 60 seconds

• Instruction pointer flag (IP): It points to the next instruction to be executed.

⇒ The default segment of (IP) is CS.

⇒ (SI) have default segment with (ES).

offset code segment

(*) Segment : offset → method to write

For (BX) → bit 16 : 16

← write in binary

→ offset role

• windows mode → Protected mode

can't be change

• Dose mode → Real mode

but segment role

can be change.