
*) Computed Componer	Ise
CDU	micro-Processor (All Components
memory + >1/0	in a Single Chip)
	· CPU = (10+ 17(1)+11110)
· 4 bils = 1 nibble	All in Single Ship (le)
-> Second micro Procenos:	-> Intel made fixed micks-
· Intel 8086 (June, 1978)	processor (Intel 4004) in
· Clock Speed 1 = 5mHz	walled and still making
=> (0.33 MIPS)	there processor as no
Millian instructions Pex Second	other is making:
· Transitor = 29000	· having Clack Speed 108 khz
· Biv-width = 16 bils	· No. of [Xansistaxs: 2300
· Addxening Memoxy = 1 MB	· Bus width 4-bit
Loused in postable Computing	· Addressable memory 640 bytes
1mB = 220 = 210, 210 => Addre	
=> Fox agreembly language	, ,
of \$886 micko-Phoc	
→ Triel 80286 (Feb 10	182)
· 6MHZ (0.9 M/Ps)	
• 134,000	
o 16 bils	
- 16 mB => 1mB = 24.	220 - 224 => 24-pils
· volual memory 1	
Ly Hard disk have one G	B of Capacity To
) on a program (w)	
<b>Y</b>	
) → Intel 80386 Dx ( na	1985)
· 16 mHz (5 mb mips)	
• 275000	

· 32 bill · 4 GB => 4(1K, 1M)B = 92. 21. 22 = 232 => 32-6/[s.
· 4 GB => 4(1K, 1M) B = 2-1.2
· Gy TB in vixtual memory
-> Intel 80486 (April 1989)
25 MHz (20 MIPS)
· 1.) million : 815 Unified
· 32 bill
· 4 GB.
Gy TB.
The state of the s


*) Pentium Sexies:	La calling Landing and the same of the sam
> Peolism (March 1993)	1 mega = 22°
· Clack Speed Go MH2 (10	on Mins)
· Transistans 31 million (o	h mickons)
· Buy width 64 bit	
· Addresiable memory 4GB	-1 232 (4.1K 1M)
Visival nemoty 64 TB	1 - 134
	9
Le Split Cache 16K (81)	
instruction	
Saxite addresses always in	
-> Pertium PXD (NOV 1995)	
- 166 MHZ (7.11 SPEC int	
6.21 SPEC 71	P95)-
. 64 bit.	instead of using
. 75 million (0.35 micson	) high Clock process
. 64 GB	<u> </u>
64 TB	of low clock
· Li Split cache	Speed to avoid
- C spill (qcre	heat:
= write about microns.	Neal:
= write about microns.	
,	




Memody banks
ii) Processor 8086 F2-byjes (At one time to handle)
Data bus 16-bits (Dr Da)
Address bos 20-bits (An -Ab)
(add) (Even)
Bank 1 Bank O Processor generals
FFFFF FFFFF The Process which
is output.
00003h 00002h
00003h 00002h
D15 D8 D7 D0
iii) Processor 80386 Fu-hyler (8byles X 4 Banks)=32
Daia Bus 32-bit (D31-D0)
Daia Bus 32-bit (D31-D0)  Address Bus 32-bit (A31-A0)
\
Bank 3 (1998) Bank 2 (1998) Bank 1 (1998) Bank 0 (1998)  FFFF FFFCh  FFFF FFFCh
FFFFFFFDh FFFFFDh FFFFFFDh
0000008h 0000008h 00000008h 0000008h
000000000   (20000000)   000000000   (20000000)
32 029
=) why there two cycle if we start from (By /B, /Bz)
and only one cycle it stad from (Bo)
*) Assignment: 1:
Draw memory map of following uprocessors.
a) 80286
6) Penjium pro

*) Programming Model of X86 micro-
(Notestoxs: Conclex
Processors:  General Pixpose Register:  Special Pixpose Register:
Special PinPose Register.
There regules use by programmer according to his with that he
according to his with that he
may put data ox any thing on it
There regities use accordingly
by which propose they made not
al general
FOR 16 WILL 15 87 0
HT TU DOMNAMON CITY
BH BL Base (BX)
CH CL Con (CX)
DH DL Dala (DX
Here H Shows Low
and X Shows Total.
-> The above box Shows name of
regissers and their representation.
The above Box Conjinue as:
1 Base Pamies (BP)
Stack Populer (SP)
Source index (SI)
Destination index (DI)
halfing index (D1)
There all registers are present in all

Now :	tox 32-	16 18 16 18	(	4 80 789 \ 80.	386)
1	- Ax		AH	AL	Acomologo (A)
~	<u> </u>		ВН	BL	Base (Bx)
	Ecx	1 1 7 1	CH	CL	Count (CX)
-	FDX		DH	DL	Dates (DX)
	EBP		-		Base Points 11
•	ESP	•	_	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	Stack Pointex (S
3	<u>78</u>	7	07	1-11	Source index (S
	EDI			- , , ,	Despiration index
	3860	x/4860x/Pei	lim		
Jo E	above bear.  with six	eth diagrand	and A	bove	Column
⇒ No.  Jo  E  E  Acc	above be it is uplo to will so	eth diagrams  ve have  53 - bit  nply dep  RAX.	and A	bove	en ve Column es:
⇒ No.  Jo  E  E  A  A  A  A  A  A  A  A  A  A  A	above be in the capital of the capit	eth diagrams  ve have  33-bit  Aply dep  RAX.	and A lace by	bove R Opexa	en ve Column es:



(x)	Spec	al P	MBIE	Region	ije81:-			Marin arbitration and a second
			V			· T	ed outh	the
	CCI						6 bits X	quie
0.0	$\Box$	Cook S	Segment	CS			regions ins	E + D
8078P €	1	Dua	Segment	DS			a Progra	
00286	Ш	Exisa	Segmen	ES		700	Special Par	Po10
	1	Stack	Segment	Ss		xegut	ex can be	Charg
			,	FS	-x	but	general	Property
		Page 1		GS		Can'T	be the	rige
				alad.	_	1111		0
		Sal Sal	P	100				
→ C	S	Points	10	the -	Sjavi	-50	Code	
S	Begm	en			C	. , 1	, <del>-</del>	
1	V				4.			
$\rightarrow \mathcal{L}$	55	Color	10	the	Staxi	£0 [	dono	l.
→ <u>r</u>	Sana	Polot	To	the	Stari	fo 1	वन्त्व	h.
→ <u>C</u>	)S Begne	Polot	To	the	Sjavi	70 ]	dongo	
→ <u>r</u>	S Segme	Polo L	To	the	Sjavi	70	derjo	
→ <u>r</u>	)S Begne	Polo J	To	The .	Sjavi	F0 1	वन्त	
→ <u>r</u>	)S Begme	Polog Tre	Ţo	the	Sjavi	70	derja	
→ <u>r</u>	S Segme	Fology Se	Ţo	the	Sjavi	<u> </u>	derja	
$\rightarrow \Sigma$	)S Segma	Solo J	Ţo	the .	Sjavi		donga	
$\rightarrow \Sigma$	Segma	Polor	To	the	Sjavi	07	dono	
→ <u>\$</u>	Segma	Polory		the	Sjavi	07	dono	
$\rightarrow$ $\Sigma$	Segma	Poloty		the	Sjavi	- 07	doro	
	Segma	Poloty		the	Sjavi	- 07	doya	
	Segma	Policy		the	Sjavi	- 60	doya	
$\rightarrow$ $S$	Segma	Policy		the	Sjavi	- 60	doya	
→ <u>\$</u>	Segme	Policy		The	Sjavi		doya	
	Segme	Policy		the	Sjavi		doya	
	Segme	Policy		the	Sjavi		doya	



Also Also	
There are some instructions in Hog	
Assembly language that Check Hage	
16 Jump 1F (F)=1	
=> (Bx) will defaul . Instruction toints the	_
with Incl > mia Segment. (IP): It Pobli is	
Bx will work inside the new instouction	
De noi our side eq. 10 he executed	
(0→89) roi 60 Seconds => The dofauls Segmen	<u>_</u>
of (TP) is CS.	
=> (ST) have dofault offset code Sgr	en
Segment with (FS).  (*) Segment: 0775el > method to write	٥ _
THE CONTRACTOR OF THE CONTRACT	
	U
→ offset role	
o windows mode -> Projected mode cont be Clarge	
Dose mode -> Real mode but segment	
Can be Change	-
	1
	ı,