



# RTL8763B BLUETOOTH SOC For Intelliging Only

(CONFIDENTIAL: Development Partners Only)

Rev. 1.0 06 NOV. 2017 Track ID:



### Realtek Semiconductor Corp.

No. 2, nnovation Road II, Hsinchu Science Park, Hsinchu 300, Taiwan

Tel.: +886-3-578-0211. Fax: +886-3-577-6047

www.realtek.com



#### **COPYRIGHT**

©2016 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any means without the written permission of Realtek Semiconductor Corp.

#### **DISCLAIMER**

Realtek provides this document 'as is', without warranty of any kind. Realtek may make improvements and/or changes in this document or in the product described in this document at any time. This document could include technical inaccuracies or typographical errors.

#### **TRADEMARKS**

Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document are trademarks/registered trademarks of their respective owners.

### USING THIS DOCUMENT

This document is intended for the software engineer's reference and provides detailed programming information.

Though every effort has been made to ensure that this document is current and accurate, more information may have become available subsequent to the production of this guide.


### REVISION HISTORY

Revision	Release Date	Summary
0.7	2017/04/12	First release.
0.8	2017/08/01	Placement Priority order
0.9	2017/11/4	RF
1.0	2017/11/13	Release




### Placement Priority, IMPORTANT!!

- The priority here means close to chip as possible.




## RF placement rule 1011 Se Only Use the RF impedance tool to calculate 50 Girm impedance.

- The parameters include the distance from the RF trace to the reference layer(H), the coating thickness(H1), trace width(W), deviation of trace width due to PCB etching(W1), copper thickness(T), ground copper separation from the RF trace(S), dielectric constant(Er).
- Example below: use the tool to calculate impedance (Zo) and select appropriate parameters according the PCB maker's capability. It is important all the parameters should be selected reasonably, if not, you may need to find a very high-end PCB maker and cause the high PCB charge.






- We suggest the RF trace should be no less than 8mil to avoid the large variation of RF impedance.
- The RF trace here include RF output (RFIO include IQM and TPM) from chip to antenna, all of the trace should be carefully controlled. It will impact the RF performance a lot if the impedance is not within 50Ω+/-10%.



- Be sure to communicate with the PCB maker to final check if the parameters are all right.
- > The RF test point TP9 is not suggested to be on an extra branch, if it is on back side, the via should be on the path.
- The RF matching components must be closed to IC RF10 pin, as close as possible.




- The PCB layer with BT CHIP is defined as top layer, the layer next to top layer must be ground layer as a reference in a 4 or 6 layer design.
- > There should be no other signal to go through the reference layer under the RF area.




- > Keep clearance at the antenna area, no copper, no trace below the antenna.
- > The ground via of the RF components should be as close to the soldering pad as possible, and use cross-over connection.

NG




Correct

For the RF matching components, the grounding should be cross connected.




A complete ground via array is suggested to protect the RF trace.( shown in red rectangular mark below)



The layout and placement should be as concentrated as possible to reserve more space for a bigger antenna with good bandwidth and radiation efficiency, and keep more RF clearance area. (As the picture below)






The minimum distance (clearance) between the antenna and ground copper should follow antenna datasheet to achieve a well radiation pattern and efficiency.


> RF component ground pad to via hole trace distance of as shown below. Trace width is the same as the RF 50 Ohm

#### trace.




- > RF ground via not connected to the first layer of copper, directly connected to the ground layer
- Crystal Placement & Layout Rule
  - If there is no mechanical restrictions, crystal and BT CHIP is best to be in the same layer.
  - Crystal should be closed to BT CHIP to keep a short routing path, the trace width should be 6mil at least.





The distance of crystal and BT CHIP should be as short as possible.




### VBAT Power Supply

The capacitor of VBAT should place near the input of CHIP.



> The trace routed must go to the capacitor first, and then go into the input of CHIP. The Trace width suggested to be 15mil at least.




# For Internal Use Only




If there are two pins nearby with the same net name, there should be two bypass capacitors, one for each individually and the power trace should be routed separately. Do not use the NG example.

CORRECT



The capacitor component must connect with CHIP pin individually.



Do not connect together before reaching the chip.

> The capacitor of the power supply pin should be placed close to the power pin.




Be sure to follow current flow

### Buck Placement & Layout Rule

- The inductor of switching regulator (buck) and capacitor is suggested to be close to BT chip.
- The switching regulator power pin LX goes through the inductor 2.2uH and a capacitor 4.7uF to form a stable, low noise power source, do not pull out this power without going through the 4.7uF capacitor, it is strictly prohibited to pull out the power without going through the 4.7uF capacitor. The trace of LX should be short and wide for the consideration of EMI issue, the trace width is suggested to be 15mil at least.



The ground terminal of the 4.7uF capacitor should be close to the chip EP pad as possible to shorten the ground loop, place more ground via the ground pin of 4.7uF capacitor.




The capacitor must place next to the inductor

The switching signal LX must be short and wide.


The LX must go through the inductor, through the capacitor and then branch

Put more than one ground via at the ground pad of 4.7uF capacitor.

# For Internal Use Only



Buck SWR LX goes through inductor and capacitor → power via should be after the capacitor.





Buck SWR through inductor →the add Via before the capacitor.



There should be no signal at the reference layer of buck inductor (under the buck inductor body, make reference plane of the back layer(BOT) complete.

There is no GND copper between the pads of wire wound inductor.(as yellow rectangular mark)





> If it is a 2-layer board, there should be no any signal trace under the inductor, keep copper plane of the back layer (BOT) complete.


### For Internal Use Only



### Audio Layout Rule

> SPK+/- and MIC+/- is differential signal, the trace width is suggested to be 8mil at least.

The distance of the differential signals is 5mil (as the red frame), the clearance to the other signal should be at least




> AUXIN\_R and AUXIN\_L are not a differential pair, do not route the two as differential signals

### > MISC

Avoid the trace at two nearby layers to be in parallel.


Error:

Parallel traces at layer1 and layer2.



Correct:


Fine tune the trace not to be in parallel at the two nearby layers.






Do not use copper pour at the area in between the IC PIN and EP PAD, the GND via at EP pad must connect directly to the GND Layer.

Add enough GND Via in the EP PAD, and connect with GND Layer directly.






NG

For internal

1 ,0:


The FLASH memory should be placed close to the CHIP pin to shorten the layout trace. (As yellow rectangular mark)





### Placement Priority order:


- HV AUDIO and HV CORE capacitor is first priority to do placement, capacitor put close BT CHIP as possible,
   The route should be short and the distance suggest do not exceed 100mil.
- 2. The second is Buck inductor and capacitor, LX trace width > 15mil.
- 3. The third is the capacitor of adapter and battery



### Suggested layout SOP for 2-layer PCB:

- Minimize the trace route below BT EP pad, RF area, clock oscillator, BUCK circuit, both top and bottom side.
- Try to route the trace in the same layer, for example, if the chip is on top layer, try to route in top layer and keep bottom layer as complete as possible.
- If route to bottom layer is not avoidable, keep the traces together at board edge and not to break the bottom layer ground reference too much.
- Reserve a ground reference straight forward (nrough the PMU, EP and RF is the basic requirement.
- > Suggest the PCB thickness to be below 0.6mm so the RF could get a robust reference.






**Footprint Dimension** 



### Recommended Board Layout of Solder Pad



	SYMBOL	COMMON DIMENSIONS
		NOR.
SILKSCREEN TOP L	A1	
SILKSCREEN TOP W	A2	
BODY SIZE	D	5
DODT SIZE	E	5
EXPOSED PAD SIZE	D1	3.6
EXPOSED PAD SIZE	E1	3.6
LEAD LENGTH	L	0.6
LEAD WIDTH	W	0.2
SOLDER MASKER OPEN	С	0.1
LEAD PICTH	e	0.4
LEAD COUNT	n1	40

UNIT : MM



TOP WEW

# For Internal Use Only