

# HW4 – "Rtype" MIPS

[capable of performing Rtype intstructions (without jr) and also addi, beq, bne, j]



# HW4\_MIPS (Rtype MIPS)



#### The HW4\_MIPS CPU has four phases.

**IF** – Instruction Fetch, which is carried out inside the Fetch Unit producing the instruction in the IR\_reg at the rising edge of the clock which ends the IF phase and starts the ID phase.

**ID** – Instruction Decode, which is the stage in which we do the following:

Decode the instruction residing now at the IR\_reg and decide what should be done. This means, we produce all control signals to be used by that instruction in all phases of this instruction – ID, ED and WB.

Read Rs into A\_reg and Rt into B\_reg


The rising edge of the clock sampling data into the A\_reg and B\_reg ends the ID phase and starts the EX phase.

**EX** – Execute, which is the phase in which the ALU calculates the result of A op B (in *Rtype* instructions) or A+sext\_imm (in *addi* instructions). The result is sampled into the ALUout\_reg at the rising edge of the clock which ends the EX phase and starts the WB phase.

In this phase we also select Rs or Rd as the GPR file destination register to be written into in the Write Back phase.

**WB** – Write Back, which is the final phase of the instruction. If this is an *Rtype* or *addi* instruction, then we write the ALUout\_reg value into the GPR file. If this is a *j*, *beq* or *bne* instruction, we do nothing at that stage. The rising edge of the clock sampling data into the GPR File ends the WB phase and completes the instruction.


# **HW4\_MIPS** control scheme



## Modifications required in the Fetch Unit

- 1. We remove all rdbk0-15 output signals from the Fetch Unit. We hope we won't need them since the Fetch Unit is already debugged and the changes we introduce are minor.
- 2. Instead we add output signals coming out of the Fetch\_Unit that should be used by the rest of the CPU. These output signals are:
- IR\_reg\_pID This is a 32 bit signal of the IR\_reg (the instruction bits). We added pID to that signal name to indicate it is the IR reg value at the ID phase.
- sext\_imm\_pID Similarly, this is the 32 bit sext\_imm signal we calculate at the ID phase. It is outputted from the Fetch Unit to be used later in the EX phase.
- PC\_reg\_plF this is the 32 bit PC\_reg we use at the IF phase to access the IMem. It is
  outputted from the Fetch Unit to be used for verification purposes only.
- 3. Note that for TB purposes we output the CK\_out\_to\_TB, RESET\_out\_to\_TB, HOLD\_out\_to\_TB signals from the **HW4\_top\_4sim.vhd** which is our top component (see section c below).
- 4. We add the Rs\_equals\_Rt\_pID signal that tells us whether to branch in beq (if it is '1') or not (if it is '0'). This signal should come from comparing the two data outputs of the GPR File which resides outside the Fetch\_Unit. You should modify the PC\_source process so that the beq and bne instructions are properly performed.
- 5. Make sure that the **addi** instruction is also supported.

# The modified Fetch\_Unit



#### General signals in HW4 top

CK - The 25 MHz clock coming out of the Clock\_driver.

RESET – coming out of the Host\_Intf and is used as reset signal to all registers

HOLD —coming out of the Host\_Intf and is used to freeze writing into all FFs & registers ID phase signals in HW4 top

IR\_reg- a 32 bit register that has the instruction we read from the IMem.

This signal is a rename of the IR\_reg\_pID signal coming out of the modified Fetch Unit Opcode – the 6 MSBs of IR\_reg. To be decoded and produce the control signals.

Rs - IR[25:21].

Rt - IR[20:16].

Rd - IR[15:11].

Funct – IR[5:0].

sext\_imm - renaming of sext\_imm\_pID coming out of the Fetch Unit.

GPR\_rd\_data1 – the 32 bit output of the rd\_data1 of the GPR and input to A\_reg.

GPR\_rd\_data2 – the 32 bit output of the rd\_data2 of the GPR and input to B\_reg.

Rs\_equals\_Rt - '1' if GPR\_rd\_data1== GPR\_rd\_data2, and '0' otherwise.

Used in branch instructions. That signal (renamed) is sent to the Fetch Unit.

#### <u>ID control signals in HW4 top</u> - These are created from decoding the opcode:

ALUsrcB – '1' when sext\_imm is used (in addi insruction).

ALUOP – a 2 bit signal. "10" will cause the ALU to follow the Funct field – in Rtype Instructions, "01" means subtract (for beq & bne - compatible to the Single Cycle MIPS), "00" maens add (all other instructions including addi).

RegDst – '1' when WB is according to Rd (Rtype inst.); 0- according to Rt (all other inst.) RegWrite – '1' when we WB (Rtype or addi inst.), '0' when we don't (j, beq & bne<sup>8</sup>inst.)

#### EX phase signals in HW4 top

A\_reg – a 32 bit register receiving the GPR\_rd\_data1 signal. Its value is used in EX phase B reg – a 32 bit register receiving the GPR rd data2 signal

sext\_imm\_reg – a 32 bit register receiving the sext\_imm coming from the Fetch Unit

Rt\_pEX – Rt delayed by 1 clock cycle

Rd\_pEX – Rd delayed by 1 clock cycle

ALUoutput – a 32 bit signal of the output of the ALU (renaming of ALU\_out signal coming out of the MIPS\_ALU component).

#### EX phase control signals in HW4 top

ALUsrcB\_pEX – ALUsrcB delayed by 1 clock cycle.

Funct\_pEX – Funct delayed by 1 clock cycle.

ALUOP\_pEX – ALUOP delayed by 1 clock cycle.

RegDst\_pEX – RegDst delayed by 1 clock cycle.

RegWrite\_pEX – RegWrite delayed by 1 clock cycle.

#### WB phase signals in HW4 top

ALUout\_reg — a 32 bit register getting the ALUout signal at its input.

Rd\_pWB – the output of RegDst mux selecting to which register the CPU writes in WB phase.

#### WB phase control signals in HW4 top

RegWrite\_pWB – RegWrite\_pEX delayed by 1 clock cycle.

You get a **HW4\_top\_4sim.empty** file in which you have all of these signals defined . You have to add your design of the HW4\_top, i.e., write the equations of the top file. In this vhd file we use the **Fetch\_Unit**, **GPR**, **MIPS\_ALU**, **Clock\_Driver** and the **HW4\_Host\_Intf\_4sim**.

## Description of the HW4\_top\_4sim project

- 1. HW4\_top\_4sim.vhd This is your design of HW4. It uses the GPR, MIPS\_ALU the updated Fetch\_Unit, the Clock\_driver and the Host\_Intf\_4sim components and all of the signals described in 2b.
- 2. GPR.vhd your GPR File design you prepared in HW3.
- **3.** dual\_port\_memory.vhd part of the GPR File design you prepared in HW3.
- **4.** MIPS\_ALU.vhd your MIPS\_ALU design you prepared in HW3.
- **5. Fetch\_Unit.vhd** The Fetch Unit you prepared in HW2 after the modifications detailed in section 2a above.
- **6. BYOC\_Clock\_driver\_4sim.vhd** the CK divider & driver we use for simulation (also good for the Modelsim simulator)
- 7. BYOC\_Host\_Intf\_4sim.vhd The prepared components including the IMem and "preloaded" program and creating the reset & ck signals.
- **8. SIM\_HW4\_TB.vhd** The TB vhd file prepared in advance
- **9.** SIM\_HW4\_TB\_data.dat this data file prepared in advance that is read by the SIM\_HW4\_TB and used to compare the simulation results to the expected ones.
- 10. SIM\_HW4\_program.dat The program file for simulation.
- 11. SIM\_HW4\_filenames.vhd The actual path information of the two dat files.

**NOTE:** In **SIM\_HW4\_filenames.vhd** we specified the path of the **dat** file. You should update that according to your simulation project actual path.

## **Simulation report**

You should submit a single zip file for the Simulation and implementation phases. It should have two directories/folders. The first is called **Simulation**, the 2<sup>nd</sup> is called **Implementation**.

In the **Simulation** folder you will have 3 sub-folder of:

- Src\_4sim here you put all of the \*.vhd sources and the \*.dat file (to be used by the the TB)
- Sim here you should have the HW4\_4sim project created by the simulator you used
- **Docs** Here you put your simulation report. The first few lines in the report will have your ID numbers (names are optional). See instructions in BYOC\_HW4.doc for the rest of the simulation report.

<u>This should be a WORD file and not a PDF file</u> – so remarks can be added when grading the report.

Later, in the Implementation phase you will add 3 sub-folders to the **Implementation** folder. These will be:

- Src\_4ISE here you put all of the \*.vhd sources and the \*.ucf file (and no TB file)
- **ISE** here you should have the HW4\_top project created by the Xilinx ISE SW.
- Docs Here you put your implementation report. See instructions in BYOC\_HW4.doc.

## <u>HW4\_MIPS - Rtype only CPU - implementation</u>

- 1. Rename HW4\_top\_4sim.vhd file to HW4\_top.vhd & remove all of the TB signals (CK\_out\_to\_TB, RESET\_out\_to\_TB, HOLD\_out\_to\_TB & rdbk0\_out\_to\_TB-rdbk15\_out\_to\_TB). Use the HW4\_top.empty that is similar to the HW4\_top\_4sim.empty with the above mentioned changes.
- 2. You should replace the **HW4\_Host\_Intf\_4sim.vhd** with a component that looks the same, the **HW4\_Host\_Intf.ngc**, which has the infra-structure that allows the PC to load data into the IMem via the RS232 by the **BYOCInterface** SW.
- 3. The files we will use to implement the design on the Nexys2 board are:
- **BYOC.ucf** The file listing which signal are connected to which FPGA pins in the Nexys2 board.
- HW4\_top.vhd This is your design of HW4
- Fetch\_Unit.vhd The Fetch Unit you prepared in HW2 after modifications of section 2a.
- **GPR.vhd** your GPR File design you prepared in HW3.
- dual\_port\_memory.vhd part of the GPR File design you prepared in HW3.
- MIPS\_ALU.vhd your MIPS\_ALU design you prepared in HW3.
- Clock\_driver.vhd the CK divider & driver we also used in HW2.
- BYOC\_Host\_Intf.ngc The Host Interface infrastructure interfacing the PC.
- 4. Now run the Xilinx ISE SW, create a HW4\_top.bit file and test it.

## <u>HW4\_top – implementation report</u>

You should submit a single zip file for the Simulation and implementation phases. It should have two directories/folders. The first is called **Simulation**, the 2<sup>nd</sup> is called **Implementation**. In the **Implementation** directory you should have 3 sub-directories:

- Src\_4ISE here you put all of the \*.vhd sources and the \*.ucf file (and no TB file)
- **ISE** here you should have the HW4 project created by the Xilinx ISE SW.
- **Docs** Here you put your implementation report. The first few lines in the report will have your ID numbers (names are optional). See instructions in BYOC\_HW4.doc.

<u>This should be a WORD file and not a PDF file</u> – so remarks can be added when grading the report.

As part of completing this part of the course you will have to show me how you run the design on the Nexys2 board in the lab. And maybe answer some questions.

# Now it is your turn!

Thanks for listening!