# **BYOC** course

**Assignment #4** 

Rtype MIPS CPU

## 1) The Rtype MIPS CPU and its main components

In HW3 we stated that we want to design part of the MIPS CPU which is capable of running simple programs with Rtype instructions only. There are 3 main parts involved. These are the Fetch Unit from HW2, the GPR File and the MIPS ALU. We built the last two components in HW3.

In this homework/lab exercise we are going to tie the GPR File, the MIPS ALU and the Fetch unit together to form an Rtype MIPS CPU.

Below we see a simplified drawing of the Rtype MIPS CPU we used in HW3.




Fig. 1 – The Rtype only MIPS CPU – a simplified drawing

In HW3 we called this CPU the Rtype only MIPS. However, in the Fetch Unit we already have the ability to support jump and branch instructions. Supporting **beq** and **bne** instructions might require some minor additions. In order to make things more interesting, we will also support the **addi** instruction. Thus, this "Rtype" MIPS CPU will start running from address 400000h and preform **Rtype** instructions and also **j**, **beq**, **bne** and **addi** instructions.

Some changes in the Fetch Unit are necessary to "tailor" it into the Rtype MIPS CPU. Our design of the Rtype MIPS CPU resides in the **HW4\_top.vhd**.

A more accurate description appears in Figure 2 below.




Fig. 2 - The Rtype MIPS or HW4\_MIPS CPU

## 2) HW4 Rtype MIPS CPU - design & simulation

The HW4 Rtype MIPS CPU will have four phases.

- **IF** Instruction Fetch, which is carried out inside the Fetch Unit producing the instruction in the IR\_reg at the rising edge of the clock which ends the IF phase and starts the ID phase.
- **ID** Instruction Decode, which is the stage in which we do the following:
  - Decode the instruction residing now at the IR\_reg and decide what should be done.
    - This means, we produce all control signals to be used by that instruction in all phases of this instruction ID, ED and WB.
  - Read Rs into A\_reg and Rt into B\_reg

The rising edge of the clock sampling data into the A\_reg and B\_reg ends the ID phase and starts the EX phase.

- EX Execute, which is the phase in which the ALU calculates the result of A op B (in Rtype instructions) or A+sext\_imm (in addi instructions). The result is sampled into the ALUout\_reg at the rising edge of the clock which ends the EX phase and starts the WB phase.
  - In this phase we also select Rs or Rd as the GPR file destination register to be written into in the Write Back phase.
- WB Write Back, which is the final phase of the instruction. If this is an Rtype or addi instruction, then we write the ALUout\_reg value into the GPR file. If this is a j, beq or bne instruction, we do nothing at that stage. The rising edge of the clock sampling data into the GPR File ends the WB phase and completes the instruction.

As explained above, the control signals are created by decoding the instruction residing in the IR\_reg at the ID phase. If the control signal is supposed to influence at the EX phase, it must be delayed by 1 clock cycle. If that control signal is supposed to influence at the WB phase, it must be delayed by 2 clock cycles. You will have to handle these timing issues in order to make your design function properly.




Fig. 2b - The Rtype MIPS control scheme

#### a. Modifications required in the Fetch Unit

We do the following changes in the Fetch\_Unit entity so it will be possible to use it in the HW4 TOPdesign. See Figure 3 on the next page.

We remove all rdbk0-15 output signals from the Fetch Unit. We hope we won't need them since the Fetch Unit is already debugged and the changes we introduce are minor.

Instead we add output signals coming out of the Fetch\_Unit that should be used by the rest of the CPU. These <u>output</u> signals are:

- 1. IR\_reg\_pID This is a 32 bit signal of the IR\_reg (the instruction bits). We added pID to that signal name to indicate it is the IR reg value at the ID phase.
- 2. sext\_imm\_pID Similarly, this is the 32 bit sext\_imm signal we calculate at the ID phase. It is outputted from the Fetch Unit to be used later in the EX phase.
- 3. PC\_reg\_plF this is the 32 bit PC\_reg we use during the IF phase for the Instruction Fetch, i.e., for reading from the IMem. It is outputted from the Fetch Unit to be used for verification purposes only (debugging).

These signals are used in the **HW4\_top** entity. They also allow us testing the IR\_reg and sext\_imm (and the PC\_reg) during simulation. Our Fetch\_Unit stays the same for simulation & implementation – no changes are required when going from the simulation phase to the implementation phase. Note that for TB purposes we output the CK\_out\_to\_TB, RESET\_out\_to\_TB, HOLD\_out\_to\_TB signals from the **HW4\_top\_4sim.vhd** which in HW4 is our top component. Therefore, when going from simulation to implementation, we will need to change the **HW4\_top** and remove these signals.

Now we add an input signal to the updated Fetch Unit.

 We add the Rs\_equals\_Rt\_pID signal that tells us whether to branch in beq (if it is '1') or not (if it is '0'). This signal should come from comparing the two data outputs of the GPR File which resides outside the Fetch\_Unit. You should modify the PC\_source signal decoder so that the **beq** and **bne** instructions are properly performed. Make sure that theh **addi** instruction is also supported.

The rest of the Fetch\_Unit signals are left unchanged. See Fig. 3 below for the updated Fetch\_Unit with the new signals in RED

When simulating our top file is <code>HW4\_top\_4sim.vhd</code>. In this entity we will use the <code>BYOC\_Host\_Intf\_4sim.vhd</code> as our Host Interface circuit having the pre-loaded IMem. For implementation our top vhd file will be renamed to <code>HW4\_top.vhd</code> and inside it, we will use the <code>BYOC\_Host\_Intf.ngc</code> file. The difference between the two <code>Host\_Intf</code> versions is that in the sim version the Host Interface has the program already loaded inside (actually it is loaded at the beginning of the simulation). The implementation version includes the real <code>Host\_Intf</code> mechanism allowing us to load a program from the PC, run the design in single clock mode and see the readback signals. The difference between the <code>HW4\_top\_4sim.vhd</code> and the <code>HW4\_top.vhd</code> will be minor - removal of TB signals.




Fig. 3 – The updated Fetch\_Unit (new signals – in red)

Note that in the <code>HW4\_top\_4sim.empty</code> file we already connected all of the components (Fetch\_Unit, GPR, MIPA\_ALU, BYOC\_Host\_Intf – those are the blue, orange, green and pink parts of Fig. 2). We also defined all of the HW4\_top signals (see in section <code>b</code> below). Your job is therefore to rename it to <code>HW4\_top\_4sim.vhd</code> and build the missing "logic" in the <code>HW4\_top\_4sim.vhd</code> (which is the yellow part in Fug. 2). That "logic" is made of the registers, FFs and combinational logic forming the Rtype MIPS CPU.

### b. Names & definition of signals inside the Rtype CPU (HW4\_top.vhd)

You must use these exact signal names in your design.

#### General signals in HW4 TOP

- 1. CK The 25 MHz clock coming out of the Clock driver.
- 2. RESET The MIPS\_reset signal coming out of the Host\_Intf and is used as reset signal to all registers
- 3. HOLD The MIPS\_hold signal coming out of the Host\_Intf and is used to freeze writing into all FFs & registers in the Rtype MIPS design.

#### ID phase signals in HW4 TOP

- 4. IR\_reg- a 32 bit register that has the instruction we read from the IMem. This signal is a rename of the IR\_reg\_pID signal coming out of the modified Fetch Unit
- 5. Opcode the 6 MSBs of IR\_reg. To be decoded and produce the necessary control signals.
- 6. Rs IR[25:21].
- 7. Rt IR[20:16].
- 8. Rd IR[15:11].
- 9. Funct IR[5:0].
- 10. sext\_imm renaming of sext\_imm\_pID coming out of the Fetch Unit.
- 11. GPR\_rd\_data1 the 32 bit output of the rd\_data1 of the GPR and input to A\_reg.
- 12. GPR rd data2 the 32 bit output of the rd data2 of the GPR and input to B reg.
- 13. Rs\_equals\_Rt '1' if GPR\_rd\_data1== GPR\_rd\_data2, and '0' otherwise. Used in branch instructions. That signal will be sent to the Fetch Unit after renaming to Rs equals Rt pID.

#### <u>ID control signals in HW4\_TOP</u>- These are created from decoding the opcode:

- 14. ALUsrcB '1' when sext\_imm is used (in addi insruction).
- 15. ALUOP a 2 bit signal. "10" will cause the ALU to follow the Funct field, thus it is used for Rtype instructions. "01" will cause a subtraction (We used it for beq and bne instructions to be consistent with non-pipelined MIPS implementation. Here it is not really needed since we use Rs\_equals\_Rt in branch operation). "00" causes addition. We will use that combination for all other instruction (including addi where addition is definitely required)
- 16. RegDst '0' when we WB according to Rt (addi inst.) '1' when we WB according to Rd (Rtype inst.) We should make sure that it is '1' in Rype instructions only.
- 17. RegWrite '1' when we WB (Rtype or addi inst.), '0' when we don't (j, beq & bne inst.)

## EX phase signals in HW4 TOP

- 18. A\_reg a 32 bit register receiving the GPR\_rd\_data1 signal. Its value is used in the EX phase
- 19. B reg a 32 bit register receiving the GPR rd data2 signal
- 20. sext imm reg a 32 bit register receiving the sext imm coming from the Fetch Unit
- 21. Rt pEX Rt delayed by 1 clock cycle
- 22. Rd\_pEX Rd delayed by 1 clock cycle
- 23. ALU\_output a 32 bit signal of the output of the ALU (renaming of ALU\_out signal coming out of the MIPS\_ALU component). It is used as the input to ALUout\_reg.

#### EX phase control signals in HW4 TOP

- 24. ALUsrcB\_pEX ALUsrcB delayed by 1 clock cycle.
- 25. Funct\_pEX Funct delayed by 1 clock cycle.
- 26. ALUOP pEX ALUOP delayed by 1 clock cycle.
- 27. RegDst\_pEX RegDst delayed by 1 clock cycle.
- 28. RegWrite\_pEX RegWrite delayed by 1 clock cycle.

#### WB phase signals in HW4 TOP

- 29. ALUout reg a 32 bit register getting the ALU output signal at its input.
- 30. Rd\_pWB the output of RegDst mux selecting to which register we write in WB phase. WB phase control signals in HW4 TOP
- 31. RegWrite\_pWB RegWrite\_pEX delayed by 1 clock cycle.

Note that there are no IF signals (actually we do have the IMem address & rd\_data signals and PC\_reg\_pIF). This is so since all IF signals are handled within the Fetch Unit. Some of the ID phase is also handled inside the Fetch Unit. That part includes the branch and jump addresses calculation, the sign extension of the imm and the creation of the PC\_source signal.

### c. Names & definition of output signals from HW4\_top\_4sim to the TB

You need to define all output signals coming out of the HW\_top\_4sim entity to be tested by the TB:

- 1) CK\_out\_to\_TB a signal identical to the CK "internal" signal (i.e., the CK\_25MHz signal)
- 2) RESET\_out\_to\_TB a signal identical to the RESET "internal" signal
- 3) HOLD\_out\_to\_TB a signal identical to the HOLD "internal" signal
- 4) rdbk0\_out\_to\_TB to rdbk15\_out\_to\_TB 16 vector signals, 32 bit each that will have the data we want to check as detailed below.

In your design you should connect the rdbk signals as follows:

```
ID signals:
rdbk0 =>
              PC reg (PC ref pIF from the Fetch Unit))
rdbk1 =>
              IR rea.
rdbk2 =>
              sext imm (of the ID phase)
rdbk3 =>
              Rs, Rt, Rd, Funct (Rs= bits 28:24, Rt= bits 20:16, Rd= bits 12:8, Funct= bits 5:0)
rdbk4 =>
              RegWrite, Rs_eq_Rt, (Reg Write= bit 28, Rs_eq_Rt=bit0)
rdbk5 =>
              GPR_rd_data1
              GPR rd data2
rdbk6 =>
EX signals:
              ALUSTCB pEX, ALUOP, Funct pEX (ALUSTCB=bit 28, ALUOP= bits 9:8,
rdbk7 =>
                                                                    Funct_pEX = bits5:0
rdbk8 =>
              A_reg,
rdbk9 =>
              B reg,
rdbk10 =>
              sext imm reg,
              ALU output,
rdbk11 =>
WB signals:
rdbk12 =>
              ALUOUT reg
              Rd_pWB, RegWrite_pWB, (Rd= bits 20:16, RegWrite= bit 0)
rdbk13 =>
```

The rdbk signals are connected to the TB signals of rdbk0\_out\_to\_TB - rdbk15\_out\_to\_TB and also to the <code>BYOC\_Host\_Intf</code>. During simulation the TB we prepared reads a data file called <code>SIM\_HW4\_TB\_data.dat</code> which contains the values we expect to get from these lines and compares the file values to the rdbk0\_out\_to\_TB-rdbk15\_out\_to\_TB values. The rdbk0-15 signals

to the **BYOC\_Host\_Intf** will be used in the implementation phase for debugging of the actual circuit.

### d. Description of the HW4\_top\_4sim project

You need to define all signals in your design. Actually, this is already done for you in the already prepared **HW4\_top\_4sim.empty** file. Then, you should write the equations of all of the signals and registers and connect all of the components.

So the files we will use to run the simulation are:

#### The design files:

- HW4\_top\_4sim.vhd This is your design of HW4. It uses the GPR, MIPS\_ALU the updated Fetch\_Unit, the BYOC\_Clock\_driver and the BYOC\_Host\_Intf\_4sim components and all of the signals described in 2b above.
- 2) **GPR.vhd** your GPR File design you prepared in HW3.
- 3) dual port memory.vhd part of the GPR File design you prepared in HW3.
- 4) MIPS ALU.vhd your MIPS ALU design you prepared in HW3.
- 5) **Fetch\_Unit.vhd** The Fetch Unit you prepared in HW2 after the modifications detailed in section 2a above.

#### BYOC infrastructure files:

- 6) **BYOC\_Clock\_driver\_4sim.vhd** the CK divider & driver we use for simulation (also good for the Modelsim simulator)
- 7) **BYOC\_Host\_Intf\_4sim.vhd** The prepared components including the IMem and "preloaded" program and creating the reset & ck signals.

#### Simulation files:

- 8) SIM HW4 TB for students.vhd The TB vhd file prepared in advance
- 9) **SIM\_HW4\_TB\_data.dat** this is a data file prepared in advance that is read by the HW4\_TB and used to compare the simulation results to the expected ones.
- 10) SIM\_HW4\_program.dat The program file for simulation
- 11) **SIM\_HW4\_filenames.vhd** The actual path information of the two dat files NOTE: You should update that according to your simulation project actual path.

During simulation, the TB we prepared reads a data file containing the expected signal values and compares them to the actual signal values coming out of your **HW4\_top\_4sim** design and reports errors to the simulation console screen.

We prepared an "empty" vhd file you should use as the skeleton for your design. It is called **HW4\_top\_4sim.empty**.

You should take the **GPR**, **MIPS\_ALU**, **Fetch\_Unit**, and the **dual\_port\_memory** vhd files from your previous homework exercise. The **Fetch\_Unit** must be updated as explained earlier.

## 3) Simulation report


You should submit a single zip file for the Simulation and implementation phases. It should have two directories/folders. The first is called **Simulation**, the 2<sup>nd</sup> is called **Implementation**. In the **Simulation** folder you will have 3 sub-folder of:

- Src 4sim here you put all of the \*.vhd sources and the \*.dat file (to be used by the the TB)
- Sim here you should have the HW4 4sim project created by the simulator you used
- Docs Here you put your simulation report. The first few lines in the report will have your ID numbers (names are optional). See the instructions below for the rest of the simulation report.
   Note that this should be a WORD file and not a PDF to allow addition of remarks while grading the report.

In the doc file you also need to attach screen captures describing the simulation you made (see 3.1 below). You should run the simulation for 6us (6000ns).

In that doc file you need to answer the following requests and questions:

- 3.1) Attach screen captures showing ck cycles 70 to 118 (following the end of the reset pulse use the i signal value of the TB to count the CK cycles) and make the values of all signals connected to rdbk0-15 readable. All of the signals mentioned in 2.c should be presented in the screen capture. The signal names should be readable as well. These are not TB\_rdbk0 TB\_rdbk15 of the TB or rdbk0\_out\_to\_TB-rdbk15\_out\_to\_TB of HW4\_top\_4sim, but PC\_reg, IR reg etc. You may use the signals rdbk3 vec, rdbk4 vec, rdbk7 vec & rdbk13 vec.
- 3.2) Explain in details what you see in this screen capture: You should show the execution of the program using a scheme as described below. Specifically you should show the values of registers \$16 and \$15 and to specify the



Put a line like that when \$16 or \$15 are updated

Also mark the ALUOUT\_reg value at the WB stage when \$16 is written to in **RED** (in a similar manner to the drawing above) on the screen capture. And mark the ALUOUT\_reg value at the WB stage when \$15 is written to in **BLUE**.

Also mark the IR value of branch instructions in **ORANGE** and state whether we branch or not at that instruction. You can use Excel for drawing this and attach the XL file in the Doc direvtory. The purpose of this is to make you familiar in looking at the waveforms and understanding what happens in the design via simulations. This knowledge is required in HW5.

- 3.3) Explain in detail the changes you did in the Fetch\_unit to support beq and bne instructions. Attach the relevant vhdl code.
- 3.4) Why do we have two nops in the following code (which is part of the code use in the simulation phase):

```
x"004000A0" => x"00230820"
x"004000A4" => x"00000000"
x"004000A8" => x"00000000"
x"004000B0" => x"00810820"
x"004000B4" => x"00000000"
x"004000B4" => x"00000000"
x"004000B8" => x"00A10820"
x"004000BC" => x"00000000"
x"004000C0" => x"00000000"
x"004000C4" => x"00260820"
```

3.5) Which of the instructions or functions (e.g., do we check the sign extension) of the Rtype MIPS CPU you built are not checked by the program we have in the IMem (the program we dis-assembled in the report of HW3 and which is part of the HW4\_BYOC\_Host\_Intf\_4sim.vhd file)?

Later, in the Implementation phase you will add 3 sub-folders to the Implementation folder:

- Src\_4ISE here you put all of the \*.vhd sources and the \*.ucf file (and no TB file)
- ISE here you should have the HW4\_TOPproject created by the Xilinx ISE SW.
- **Docs** Here you put your implementation report. The first few lines in the report will have your ID numbers (names are optional). See instructions in section 5 below.

## 4) HW4 - Rtype only MIPS CPU - implementation

After a successful simulation we want to implement the design on the Nexys2 borad. A few changes are required. First we will take our <code>HW4\_top\_4sim.vhd</code> file and rename it to <code>HW4\_top.vhd</code>. Then we remove all of the TB signals we outputted for simulation. These are: CK\_out\_to\_TB, RESET\_out\_to\_TB, HOLD\_out\_to\_TB & rdbk0\_out\_to\_TB to rdbk15\_out\_to\_TB. Just to be on the safe side, we also prepared the <code>HW4\_top.empty</code> that is similar to the <code>HW4\_top\_4sim.empty</code> with the above mentioned changes. You may copy your <code>HW4\_top\_4sim.empty</code> design to the <code>HW4\_top.empty</code> we prepared for you, or use the two empty versions to see the changes needed to be done on the <code>HW4\_top\_4sim.vhd</code> file in order to produce the <code>HW4\_top.vhd</code> one.

Now you should replace the <code>BYOC\_Host\_Intf\_4sim.vhd</code> with a component that looks the same, the <code>BYOC\_Host\_Intf.ngc</code>, which inside is prepared for implementation instead of for simulation. It means that this component includes the circuitry that allows the PC to load data into the <code>IMem</code> instead of the <code>Host\_Intf\_4sim.vhd</code> which had a pre-loaded program "hardwired" inside and was used for simulation. Data will be loaded via the RS232 channel from the PC by the <code>BYOCInterface</code> SW into the program memory.

The files we will use to implement the design on the Nexys2 board are:

- 1) **BYOC.ucf** The file listing which signal are connected to which FPGA pins in the Nexys2 board.
- 2) HW4\_top.vhd This is your design of HW4. It uses the GPR, MIPS\_ALU, Fetch\_Unit, Clock\_Driver and the BYOC\_Host\_Intf components and all the signals described in 2b above.
- 3) **GPR.vhd** your GPR File design you prepared in HW3.
- 4) **dual\_port\_memory.vhd** part of the GPR File design you prepared in HW3.
- 5) MIPS\_ALU.vhd your MIPS\_ALU design you prepared in HW3.
- 6) **Clock\_driver.vhd** the CK divider & driver we also used in HW2.
- 7) **Fetch\_Unit.vhd** The Fetch Unit you prepared in HW2 after the modifications detailed in section 2a above.
- 8) **BYOC\_Host\_Intf.ngc** This prepared components including the implementation of Host Interface allowing us to load programs into IMem and read feedback signals in single clock mode.

In the next page we describe the connections of the rdbk signals used in the implementation phase.

In the HW4 top you should connect the rdbk signals to the BYOC Host intf as follows:

```
ID signals:
rdbk0 =>
              PC reg (PC ref pIF from the Fetch Unit))
rdbk1 =>
              IR reg,
rdbk2 =>
              sext imm (of the ID phase)
rdbk3 =>
              Rs, Rt, Rd, Funct (Rs= bits 28:24, Rt= bits 20:16, Rd= bits 12:8, Funct= bits 5:0)
rdbk4 =>
              RegWrite, Rs eq Rt, (Reg Write= bit 28, Rs eq Rt=bit0)
rdbk5 =>
              GPR rd data1
rdbk6 =>
              GPR rd data2
EX signals:
              ALUSrcB_pEX, ALUOP, Funct_pEX (ALUSrcB=bit 28, ALUOP= bits 9:8,
rdbk7 =>
                                                                    Funct pEX = bits5:0)
rdbk8 =>
              A_reg,
rdbk9 =>
              B reg.
rdbk10 =>
              sext_imm_reg,
rdbk11 =>
              ALU_output,
WB signals:
rdbk12 =>
              ALUOUT reg
rdbk13 =>
              Rd pWB, RegWrite pWB, (Rd= bits 20:16, RegWrite= bit 0)
```

These are the exact connections we used in the simulation phase. Then they were outputted to the TB and to the <code>BYOC\_Host\_Intf</code>. Now they are connected only to the <code>BYOC\_Host\_intf</code>. Thes connections are required so that we could read the signals during actual running of the design and display them on the PC monitor.

In order to load the MIPS IMem with data, and in order to read data from desired points in the design we use the **BYOCInterface** SW. This SW can communicate with the **BYOC\_Host\_Intf** component via a RS232 cable connected from the PC to the Nexys2 board.

So we'll run that SW. Load the IMem. Then run the circuit in a single ck mode and check that the reading we see at the points we "hooked" to the rdbk signals are as what we expect.

The file we want to load into the IMem is called "HW4\_IMem\_load.txt". The file itself includes all the information required in order to load it into the IMem and switch to a single ck mode. Following the loading, we can run in single ck mode and see the readback values on the PC screen after each clock.

We can compare the read data to the **HW4\_compare\_data\_for\_BYOCIntf\_SW.dat** which is basically the same data we used in simulation - to see whether the data we actually get in the real circuit is the same as the expected data. For this you need to choose to compare the read data to a file and choose the **HW4\_compare\_data\_for\_BYOCIntf\_SW.dat** as that file.

## 5) **Implemetation report**

The **Implementation** folder of the zip file you submit should have 3 directories:

- Src\_4ISE here you put all of the \*.vhd sources and the \*.ucf file (and no TB file)
- ISE here you should have the HW4\_TOPproject created by the Xilinx ISE SW.
- **Docs** Here you put your implementation report. The first few lines in the report will have your ID numbers (names are optional).

Note that this should be a WORD file and not a PDF - to allow addition of remarks while grading the report.

The implementation report is very short. In that report you should explain why when you run the **BYOCIntf** SW and compare in the 2<sup>nd</sup> time, you get errors in some of the first instructions.

- 5.1) In which instructions do we see errors? (The instruction starts when we have it in the IR)
- 5.2) Why does that happen? List all of the reasons.
- 5.3) How can we eliminate this? Give a detailed explanation (VHDL code is preferred).

As part of completing this part of the course you will have to show me how you run the design on the Nexys2 board in the lab. And maybe answer some questions.

# Enjoy the assignment !!

At the end of this assignment you will have a real CPU capable of running simple programs but missing a very important part – the Data Memory. We will add that part in our next assignment.