

ClassB and ClassAB amplifier Design

Richard Cooper March 30 2020

When the input signal is positive, the NPN transistor Q1 turns ON, the PNP transistor Q2 is OFF, and the output voltage is positive. The NPN transistor (emitter follower) is sourcing (pushing) the current into the load resistor during the positive cycle of the input voltage. When the input signal is negative, the PNP transistor Q2 turns ON, the NPN transistor Q1 is OFF, and the output voltage is negative. The PNP transistor (emitter follower) is sinking (pulling) the current from the load resistor during the negative cycle of the input voltage. This is why it gets its name Push Pull stage. Design for the positive half (NPN) duplicate for the negative half (PNP).

Part 0: ClassB-AB For both ClassB and ClassAB

Step ClassB-AB 0.1: Find r_o , and β For both ClassB and ClassAB

Find r_o , and β from the **2N3904, 2N3906 characteristic curves (used for both)**. Use for both NPN and PNP calculate at peak values $I_C \approx I_{load}$, and $V_{ce} = V_{cc} - V_{out}$.

Use $\beta_{min} = 100$ for calculating **bias** (worse case). **This is the largest base current $I_B = I_C / \beta$**

Use β_{AC} from curves to calculate gain A_V , frequency response (capacitors), R_{in} , and R_{out} .

Step: ClassB-AB 0.2: Convert power in load to V_{out} peak and I_{load} peak

Solve for the Peak values of V_{out} , and I_{load} . You need the peak values to design the bias circuit to prevent saturation or cutoff. Goto **Step: ClassB-AB 0.25: if given V_{out} peak.**

First step for lab is calculate V_{out} peak and I_{load} peak from the given R_{load} , and P_{load} (power in load).

From the power equations, we get rms values of current I_{load} and voltages V_{out} .

$$P_{load} = (V_{out} \text{ rms})^2 / R_{load}$$

$$\text{Solve for } (V_{out} \text{ rms})^2 = P_{load} / R_{load}$$

Take square root of V^2 to find $V_{out} \text{ rms} = \sqrt{R_{load} * P_{load}}$.

Now convert V_{out} rms to V_{out} peak: $V_{out} \text{ peak} = V_{out} \text{ rms} * \sqrt{2}$.

Step: ClassB-AB 0.25: Start here if given V_{out} peak.

$$V_{out\max} = V_{out} \text{ peak} + 20\% \text{ } V_{out} \text{ peak}$$

$$I_{load\text{ RMS}} = V_{out\text{ RMS}} / R_{load}$$

Solve for I_{load} peak

$$I_{load\text{ peak}} = V_{out\text{ peak}} / R_{load}$$

$$I_{load\text{ max}} = V_{out\max} / R_{load}$$

$$I_{C\max} = I_{load\text{ max}} * \beta_{min} / (\beta_{min} + 1)$$

Step: ClassB-AB 0.3: Find approximant Q-Point on the curves ClassAB Re1, Re2 are not known yet so ignore the voltage drop across Re1 there for $V_e \approx V_{out}$ for the finding of Q-Point on curves.

Because of the higher collector current V_{ceSat} we will use $1V_{dc}$. $V_{ceSat} = 1V_{dc}$

Remember $V_c = V_{cc}$, and $V_{outMin} = 0V$

$V_{ceMin} = V_{cc} - V_{outMax}$. This at $V_c = V_{cc}$, $V_e = V_{outMax}$ includes the 20%

$V_{ceMax} = V_{cc} - V_{ceSat} - V_{outmin}$ Note: $V_{outMin} = 0V$ the PNP transistor is off.

Use V_{ceMax} on the x-axis.

$I_{loadMax} = (V_{out peak} + 20\% V_{out peak}) / R_{load}$ Do not design for an edge.

$I_eMax = I_{loadMax}$

$I_cMax = I_eMax * \beta_{min} / (\beta_{min} + 1)$

Use I_cMax on the y-axis or as close as you can on the curves.

Step ClassB-A 0.4: Find r_o and β_{AC} and β_{DC} from curvers

For the Q-point on curves use I_cMax , V_{ceMax}

Find r_o and β_{AC} and β_{DC} . Use $\beta_{Min} = 100$

TEKTRONIX 571 Curve Trace




Figure 1 Class B AB. Curves for 2N3904 and 2N3906.

This section is the design of the Class B push pull amplifier.

Section: 1 Class B push pull stage.

Part 1 Class B

Step ClassB 1.1: ClassB Intro

Vdd = - Vee Need both supplies equal but opposite with center ground.

$V_{in2} = V_{out} - V_{be}$ V_{in2} is the AC signal at the base of the BJT. Start from V_{out} .

R_{in2} is the impedance looking into amplifier thru the C_{in} capacitor.

$V_{in} = V_{in2} (R_i + R_{in2}) / R_{in2}$ Ac input signal voltage If you start at V_{out} to V_{in2}

$V_{in2} = V_{in} (R_{in2} / (R_{in2} + R_i))$ AC signal on the base. If you start at V_{in} .

The output voltage can be expressed as

For $|V_{in}| > V_{be} (R_i + R_{in2}) / R_{in2}$ $V_{out} = v_b - V_{be}$ where $V_{be} = 0.7V$ DC bias v_b is the AC signal on the base.

For $|V_{in}| < V_{be} (R_i + R_{in2}) / R_{in2}$ $V_{out} = 0V$ No output when input bellow $| 0.7V |$.

At maximum V_{out} the gain $A_{v2} = (V_{in2} - V_{be}) / V_{out}$ and $V_{in2} = V_{in} (R_{in2} / (R_{in2} + R_i))$

Note: Av changes with Vin values.

Where $V_{out} = V_{in2} - V_{be}$ Note V_{in2} is the ac signal on the base.

Therefor the Av changes with Vin signal

We design the positive half (NPN) and copy the values to the negative half (PNP).

Use the curves for 2N3906 (PNP) for 2N3904 (NPN) they both have the same characteristics but just opposite polarity. Use $\beta_{min} = 100$

Using the value of the **output voltage peak** during the positive cycle for the NPN transistor. We will design $R_{b1} = R_{b2}$. The base bias resistors R_{b1} , and R_{b2} are not required for the ideal case, but will we add them to hold both base voltages (Q_1 , Q_2) to zero with $V_{in} = 0$.




Figure 2. Class B. Push pull stage




Figure 3 Class B. positive half cycle NPN at peak output voltage.

To start we must find the V_{out} in peak voltage and I_{load} as a peak current peak




Figure 4 MidBand AC model Class B positive half cycle 2N3904 (NPN) at peak output voltage

Part 2: Class B

Step ClassB 2.1: Find Rb1min, Rb1Max

To find the maximum value for Rb1, Rb2 we will need to calculate the maximum peak base current Ib. Use the minimum β ($\beta_{\min} = 100$) and maximum i_c peak to give worst case maximum base current.

$I_{loadMax} = (V_{out \ peak} + 20\% V_{out \ peak}) / R_{load}$ **This will include the 20% so we don't design for an edge.**

$I_eMax = I_{loadMax}$ all of I_e flows thru the load resistor R_{load}

$I_c = (\beta / (\beta + 1)) I_eMax$

$I_cMax = (\beta_{\min} / (\beta_{\min} + 1)) I_eMax$ use β_{\min} to maximize I_c .

$I_bMax = I_cMax / \beta_{\min}$ Minimum β will give maximum I_b

Step ClassB 2.2: Find r_{π} minimum

The **minimum value of r_{π}** is when I_c is maximum and β is minimum.

$v_t = 26mV$

$r_{\pi Min} = (\beta_{\min} * v_t) / I_cMax$ Smallest r_{π} is when I_c is maximum. Use β_{\min}

$r_{\pi} = (\beta * v_t) / I_c$ at the rated V_{out} not the minimum use β_{AC} from curves. Used for calculating frequency response, input and output impedance.

Step ClassB 2.3: Maximum voltage on the base.

$V_{b_{max}} = V_{out} + 20\% V_{out} + V_{be} = V_{outMax} + V_{be}$ **V_{out} is the peak value.**

Step ClassB2.4: Maximum value of Rb1.

We need to find the maximum value of Rb1 and Rb2 we must stay below that maximum to insure that there is enough current for the base drive when the output V_{out} is at maximum

The maximum value Rb1, Rb2 should not be exceeded when selecting a value for Rb1, Rb2.

$R_{b1_{max}} = (V_{cc} - V_{b_{max}}) / I_{b_{max}}$ Positive NPN BJT half.

Set $R_{b2_{max}} = R_{b1_{max}}$ **Both are set equal to keep bases balanced and centered between the power supplies.**

Step ClassB 2.5: Find value of R_{b1}, and R_{b2} based on your chosen value of R_{in}.

When V_{in} = 0 both of the BJTs are off i.e. high impedance looking into base we see $R_{in2} = R_{b1} \parallel R_{b2}$. $R_{in} = R_i + R_{b1} \parallel R_{b2}$

$R_{in2} = R_{b1} \parallel R_{b2}$ when $V_{in} = 0$ will not yield the correct value of R_{b1}, R_{b2} because the BJT is off in high impedance state.

We will Calculate R_{inW} requested where the NPN is on, V_{out} is maximum positive so we can ignore PNP transistor.

We are looking for the case where V_{in} = maximum when V_{out} = maximum and R_{in} = requested

Consider only positive half cycle NPN on and PNP off.

Calculate from your chosen R_{inW}

From R_{inW} requested solve for R_{in2W} requested to meet input requirement.

$R_{in2W} = R_{inW} - R_i$ requested R_{in2}.

Step ClassB 2.6: Resistance looking into the base of the transistor

r_π is from step: **ClassB 2.1**

$R_{baseMin} = r_{\pi}Min + (R_{load} \parallel r_o)(\beta_{min} + 1)$.

R_{base} at the V_{out} required

$R_{base} = r_{\pi} + (R_{load} \parallel r_o)(\beta + 1)$. Resistance looking into the base of the transistor at the V_{out} requirement.

Remember R_b = R_{b1} || R_{b2} and since R_{b1} = R_{b2} therefore R_{b1} = R_{b2} = R_b*2.

Now solve for R_b required to meet R_{in}. **Use beta AC not the $\beta_{min} = 100$**

$R_{in2W} = R_{inW} - R_i$ The required resistance a base of the transistor.

$R_{in2W} = R_b \parallel R_{base}$

Rearrange to solve for R_b.

Therefor $R_b = 1/(1/R_{in2W} - 1/R_{base})$. The R_b required to meet R_{inW} requested.

Now solve for R_{b1} and R_{b2}

Because R_b = R_{b1} || R_{b2} and R_{b1} = R_{b2}

Therefor $Rb1 = Rb2 = 2 * Rb$

Check to see if $Rb1, Rb2$ are below the maximum values for $Rb1, Rb2$.

Is $Rb1 < Rb1Max$ from **Step ClassB2.4: Maximum value of $Rb1$.**

Check Rin versus $RinW$ The calculated versus the requested value.

$Rin2 = (Rb1 || Rb2) || (r\pi + (Rload || ro)(\beta + 1))$.

$Rin = Rin2 + Ri$ calculated value.

Part 3 Find $Rin, Rout$

Step ClassB 3.1:

Use β_{ac} not $B_{min} = 100$ from curves to calculate $Rin, Rout$ AC values

Calculations are at the $Vout$ peak values i.e. one transistor on

Step ClassB 3.2: Calculate Rin .

Use the $r\pi$ not $r\pi_{Min}$ from Step ClassB 2.1:

$Rin2 = (Rb1 || Rb2) || (r\pi + (Rload || ro)(\beta + 1))$

$Rin = Ri + Rin2$ calculated Rin

Step ClassB3.3: Calculate $Rout$. Consider only positive half cycle NPN on and PNP off.

$Rout = (ro || ((r\pi + (Rb1 || Rb2 || (Ri + Rgen)))) / (\beta + 1)$ Looking into the transistor emitter.

Part 4: Voltage Gain Av , Current gain Ai

Step ClassB 4.1: Av Voltage gain

$Vin2 = Vout + Vbe$ from $Vout$ required.

$Rin2$ from **Step ClassB 2.6:**

$Iin = Vin2 / Rin2$

$Vbe = 0.7V$

$Vout = 0$ if $Vin2 < \pm 0.7V$

$Vout = Vin2 - 0.7V$ if $Vin > 0.7V$ case of positive $Vout$ required.

$Vout = Vin2 + 0.7V$ if $Vin < -0.7V$

$Vri = Iin * Ri$ voltage drop across Ri .

$$V_{in} = V_{in2} + V_{ri}$$

The Av at maximum Vout AC signal is $\mathbf{Av} = V_{out} / V_{in} = (V_{in} - I_{in} * R_i - V_{be}) / V_{in}$

$$V_{in2} = V_{in} - I_{in} * R_i$$

$$\mathbf{Av = V_{out} / V_{in} = (V_{in} - I_{in} * R_i - V_{be}) / V_{in}}$$

Therefor calculate at maximum Vout

Step ClassB 4.3: VgenOC the open circuit Vltage set on the signal source Class B

$$V_{in} = V_{in2} + V_{ri} \quad \text{AC signal}$$

$V_{genOC} = V_{in} + I_{in} * R_{gen}$ The Open circuit voltage set on the signal source.

Step ClassB 4.4: Ai current gain

$$A_i = I_{load} / I_{in} = (V_{out} / R_{load}) / (V_{in} / R_{in}) = Av (R_{in} / R_{load})$$

Step ClassB 4.5: G, and GdB power gain

$$G = Av * A_i$$

$$G_{dB} = 10\log(G)$$

Part 5: Frequency response.

We do not need to the Bandwidth shrinkage factor because we have only 1 break point for each F_L , and F_H .

Step ClassB 5.1: Calculate low frequency cutoff.

$$F_L = 1 / (2\pi C_{in} (R_{in2} + R_i + R_{gen}))$$

$$C_{in} = 1 / (2\pi F_L (R \text{ seen by } C_{in})).$$

Step ClassB 5.2: Calculate High frequency cutoff.

$$F_H = 1 / (2\pi C_{hi} (R_{in2} || (R_i + R_{gen})))$$

$$C_{hi} = 1 / (2\pi F_H (R \text{ seen by } C_{hi})).$$

This section is the design of the Class AB push pull amplifier.

Section 2:

Class AB push pull stage.

Part 1 ClassAB: Introduction

The class AB amplifier operates as a class A amplifier when the load current is less than the designed quiescent current. In class A operation both the NPN and the PNP BJT are on at $V_{in} = 0V$ $V_{out} = 0V$ so $I_{load} = 0$ therefore all of the bias current (quiescent) flows thru both transistors. The 3 diodes act as constant voltage sources along with the 2 R_b1 , R_b2 resistors to supply a voltage on the 2 bases of both transistors to turn them on. If we did not have the emitter resistors R_e1 , and R_e2 to control the current flow the transistors would over heat. When calculating the loop current for the bias the value of the emitter resistors will set the bias current.

When the input voltage raises and the load current exceeds the quiescent current, the PNP transistor will be off. The power amplifier will be operating as a class B amp and all of the output current flow is from the NPN transistor. When V_{in} is negative the reverse will be true with NPN off and the PNP sinking all of load current.

The class AB **requires** R_b1 and R_b2 so the push pull stage will be biased properly.

$V_{cc} = -V_{ee}$ **Need both supplies equal but opposite with a center ground.**


$$V_{in} = V_{in2} + I_{in} \cdot R_i$$

The input signal voltage calculated from V_{out} and overall Voltage gain A_v


$$V_{in} = V_{out} / A_v$$

$$A_v \text{ at } V_{out} \text{ max} = V_{out} / V_{in}$$

We design the positive half cycle (NPN) and copy to the negative half.



Class AB push pull stage



Bias current (quiescent current) diagram

Part 2 ClassAB: solve bias current a Vin = 0v

Step ClassAB 2.1: write loop equations to solve for bias current.


Write the loop equation around the loop to solve for Re1 and, Re2.

Given: I_C = Design bias I_C value when $V_{in} = 0V$ this is the quiescent current the amplifier in class A range

$$I_E = I_C (\beta_{min} + 1) / \beta_{min} \quad \text{Find } I_E \text{ from the given collect current } I_C.$$

$$\text{Loop equation } 0 = -V_d - V_d - V_d + V_{be1} + I_E R_{e1} + I_E R_{e2} + V_{be2}$$

Solve for $R_{e1} + R_{e2}$ set $R_{e1} = R_{e2}$.



Small signal Class AB positive half cycle 2N3904 (NPN) at peak output voltage

Part 3 ClassAB: find Min and Max Rb1,Rb2.

Step ClassAB 3.1: Find Rb1Max, Rb2Max

We will calculate the maximum peak base current IbMax. Use the minimum β ($\beta_{\min} = 100$) and maximum i_c peak to give worst case maximum base current IbMax.

$I_{loadMax} = (V_{out_peak} + 20\% \cdot V_{out_peak}) / R_{load}$ This will include the 20% so we don't design for an edge.

$I_{eMax} = I_{loadMax}$ includes 20%

$I_{cMax} = (\beta_{\min} / (\beta_{\min} + 1)) I_{eMax}$ use β_{\min} to maximize I_c .

$I_{bMax} = I_{cMax} / \beta_{\min}$ Use Minimum β to give maximum I_b

$R_{e1} = R_{e2}$ from loop equation. See Step ClassAB 2.1

Step ClassAB 3.2: Maximum value of Rb1, and Rb2.

Solve for Rb1Max, and Rb2Max the same as for the class B but must include **Re** in the solution.

Maximum voltage on the base, must include **voltage drop on Re**.

Voltage across R_{e1} at maximum load current.

$$V_{bMax} = V_{out} + 20\% \cdot V_{out} + V_{be} + I_{eMax} \cdot R_{e1}$$

$$R_{b1\text{Max}} = (V_{cc} - V_{b\text{Max}}) / i_{b\text{Max}} \quad R_{b2\text{Max}}, R_{b1\text{Max}} \text{ set equal to each other.}$$

With class AB Rb1, Rb2 cannot exceed Rb1Max, and Rb2Max because there must be enough current to keep the diodes D1, D2, and D3 forward biased so they will act as stable voltage sources. The current Irb1 thru Rb1 must be larger than IbMax

Step ClassAB 3.2: Minimum r_π

The minimum value of R_π is when I_c is maximum and β is minimum.

$$v_t = 26\text{mV}$$

$$R_\pi\text{min} = (\beta_{\min} * v_t) / I_{c\text{Max}}$$

$$R_\pi = (\beta * v_t) / I_{cQ} \text{ for } I_{cQ} = 10\text{mA} \text{ depends on design requirements of } I_{cQ}$$

Step ClassAB 3.3: Calculate from requested R_{in} the value of R_{b1} , and R_{b2}

Now for the **value of Rb1** we must consider the input impedance requirement.

$$\text{Where } R_{in} = R_i + R_{in2}$$

We are looking for the case where $V_{in} = \text{max}$, $V_{out} = \text{max}$, and $R_{in} = \text{requested } R_{in}$

Consider only positive half cycle NPN on, and PNP off.

Rb = Rb1 || Rb2 The value of Rb1, and Rb2 needed to meet the requested Rin

Remember $R_b = R_{b1} || R_{b2}$ and $R_{b1} = R_{b2}$ therefore $R_{b1} = R_{b2} = R_b * 2$.

$$R_{base\min} = r_\pi\text{Min} + (r_o || (R_{load} + R_{e1})) * (\beta_{\min} + 1) \quad \beta_{\min} = 100 \text{ worse case}$$

$$R_{base} = r_\pi + (r_o || (R_{load} + R_{e1})) * (\beta + 1)$$

Now solve for Rb required to meet Rin.

$$R_{in2} = R_b || R_{base}$$

Step ClassAB 3.4: The Rb to meet the requested R_{inW}

$$\text{Where } R_{inW} = R_i + R_{in2W}$$

$$R_{in2W} = R_{inW} - R_i \quad \text{Rin2 requested}$$

$$R_{in2W} = R_{bW} || R_{base}$$

Therefore, solve for RbW

$$R_{bW} = 1 / (1/R_{in2W} - 1/R_{base}). \text{ The RbW requested } R_b = R_{b1} || R_{b2}.$$

$$R_{b1} = R_{b2} = R_{bW} * 2 \text{ Set values of Rb1, and Rb2 from required RbW}$$

$$R_{in2} = (R_{b1} || R_{b2}) || (R_\pi + (r_o || (R_{load} + R_{e1}))(\beta + 1))$$

Step ClassAB 3.5: Calculate Rin. Check Rin use β_{ac} from curves

Use β from curves to calculate Rin, Rout, and Av

Check Rin required. And R_{b1} , R_{b2} are < R_{b1Max} , R_{b2Max}

$$Rin2 = (R_{b1} \parallel R_{b2}) \parallel (r_\pi + (r_o \parallel (R_{load} + R_{e1}))(\beta_{ac} + 1))$$

$$Rin = R_i + Rin2$$

Step ClassAB 3.6: Calculate Rout. ClassAB

Consider only positive half cycle NPN on, and PNP off. Calculate at V_{out} maximum.

$$BJT_{emitter} = (r_o \parallel ((r_\pi + R_{b1} \parallel R_{b2} \parallel (R_i + R_{gen}))) / (\beta + 1) \text{ Looking into the emitter}$$

$$Rout = R_{e1} + BJT_{emitter}$$

Part 4 Class AB: Voltage gain Av, Ai current gain

Step ClassAB 4.1: Voltage gain Av

$$V_{in} = V_{in2} (R_i + Rin2) / Rin2 \quad \text{Input signal voltage divider from input to base.}$$

$$V_{out} = v_e (R_{load} / (R_e + R_{load})) \quad \text{Output voltage divider from emitter to } V_{out}$$

$$R_{loadE} = r_o \parallel (R_e + R_{load}) \quad \text{load seen by the emitter}$$

$$v_e = i_b (\beta + 1) (r_o \parallel (R_e + R_{load})) = i_e R_{loadE} \quad v_e = \text{AC output signal at the emitter use } \beta_{AC}$$

$$V_{out} = v_e (R_{load} / (R_e + R_{load})) = i_b (\beta + 1) (R_{loadE}) * (R_{load} / (R_e + R_{load}))$$

$$V_{in2} = i_b R_\pi + i_b (\beta + 1) (r_o \parallel (R_e + R_{load})) = i_b R_\pi + i_b (\beta + 1) (R_{loadE})$$

use this equation to solve for Av_2 the voltage gain from the Base to the output across R_{load}

$$Av_2 = V_{out} / V_{in2} = (\beta + 1) (R_{loadE}) * (R_{load} / (R_e + R_{load})) / (R_\pi + (\beta + 1) (R_{loadE}))$$

Substitute in Av_2 to solve Av overall

$$Av = V_{out} / V_{in} = Av_2 * ((Rin2 / (R_i + Rin2))$$

| Input Divider | Output Divider | Gain from base to emitter |
|----------------------|-----------------------|----------------------------------|
|----------------------|-----------------------|----------------------------------|

$$Av = ((Rin2 / (R_i + Rin2)) * (R_{load} / (R_e + R_{load})) * ((\beta + 1) R_{loadE} / (R_\pi + (\beta + 1) (R_{loadE})))$$

Step ClassAB 4.2: Generator Open circuit voltage ClassAB

$$V_{in} = V_{in2} + I_{in} * R_i \quad AC\ signal$$

$V_{genOC} = V_{in} + I_{in} * R_{gen}$ The Open circuit voltage set on the signal source.

Step ClassAB 4.3: Current Gain Ai ClassAB

$$V_{in2} = V_{out} / A_{v2} \quad \text{voltage gain at base.}$$

$$I_{in} = V_{in2} / R_{in2}$$

$$A_i = I_{load} / I_{in} = (V_{out} / R_{load}) / (V_{in} / R_{in}) = A_v (R_{in} / R_{load})$$

Step ClassAB 4.4: Power Gain G Pout / Pin and Power gain in dB GdB

$$G = P_{out} / P_{in} = (V_{out} * I_{load}) / (V_{in} * I_{in}) = A_v * A_i$$

$$G_{dB} = 10 \log (G)$$

Part 5: Class AB frequency response.

We do not need to the Bandwidth shrinkage factor because we have only 1 break point for each F_L , and F_h .

Step ClassAB 5.1: Calculate low frequency cutoff. Do not need to use band shrinkage factor because only one capacitor.

$$F_L = 1 / (2\pi C_{in} (R_{in2} + R_i + R_{gen})) \text{ at } V_{out} \text{ max.}$$

$$C_{in} = 1 / (2\pi F_L (R \text{ seen by } C_{in})).$$

Step ClassAB 5.2: Calculate High frequency cutoff. Do not need to use band shrinkage factor because only one capacitor break point.

$$F_H = 1 / (2\pi C_{hi} (R_{in2} || (R_i + R_{gen}))) \text{ at } V_{out} \text{ max.}$$

$$C_{hi} = 1 / (2\pi F_H (R \text{ seen by } C_{hi})).$$