




min > 0
200
150
100
50





V12N28–334_D1 NMF_64






min > 0
300
200
100







V12J03–002_A1 NMF_64




V12N28–331_A1 NMF_64




V12N28–332_A1 NMF_64




V12J03–002_B1 NMF_64




V12N28–331_B1 NMF_64




V12N28–332_B1 NMF_64




V12J03-002_C1 NMF_64




V12N28-331_C1 NMF_64



V12N28-332_C1 NMF_64



V12N28-331_D1 NMF_64



V12N28-332_D1 NMF_64

