

Formatted: Centered

INTRO-Introduction, TO to INTELIntel®FPGAS AND and the INTEL®QUARTUS uartus® PRIME Prime SOFTWARE Software Using Remote Hands-Free Console and the SJ Campus 3101 LabUSINg REMOTE HANDSERFE CONSOLE

Formatted: Centered

Formatted: Font: IntelOne Display Light, 28 pt

Formatted: Font: 28 pt

Formatted: Font: IntelOne Display Light, 28 pt

Formatted: Font: 28 pt

Formatted: Font: IntelOne Display Light, 28 pt

Formatted: Font: 28 pt

Formatted: Font: IntelOne Display Light, 28 pt

Formatted: Font: 28 pt

Formatted: Font: IntelOne Display Light, 28 pt

Formatted: Font: 28 pt
Formatted: Font: 28 pt

Formatted: Font: IntelOne Display Light, 28 pt

Formatted: Font: 28 pt
Formatted: Font: 28 pt

Formatted: Font: IntelOne Display Light, 28 pt

Formatted: Font: 28 pt

Formatted: Font: IntelOne Display Light, 28 pt

Formatted: Font: 28 pt

Formatted: Font: IntelOne Display Light, 28 pt

Formatted: Font: 28 pt

Formatted: Font: IntelOne Display Light, 28 pt

Formatted: Font: 28 pt

Formatted: Font: IntelOne Display Light, 28 pt

Formatted: Font: 28 pt

Formatted: Font: IntelOne Display Light, 28 pt

© Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. Other names and brands may be claimed as the property of others.

1 Contents

HINTS AN	D TRICKS	4	
Back	Background <u>6</u>		
LAB 1: AC	CESSING YOUR LAB PC	. <u>10</u>	
LAB 2: UN	IARCHIVING A BLANK PROJECT	<u>13</u>	
Sur	mmary	<u>13</u>	
Lab	Instruction	. <u>13</u>	
2.0	: Blank Project GitHub Download	<u>13</u>	
2.1	Blank Project Environment Setup	<u>14</u>	
2.2	Understanding your Project Setup	<u>16</u>	
LAB 3: DE	SCRIBING YOUR FPGA FUNCTION IN VERILOG	. 22	
Sur	mmary	. 22	
Lab	Instruction	. 22	
3.1	Creating a New File	. 22	
3.2	Adding Verilog Code	. 23	
3.3	Understanding the design hierarchy	<u>26</u>	
3.4	Instantiating User Design in Top	<u>29</u>	
3.5	Setting up your pin assignments	<u>31</u>	
	Compiling Your Code	<u>32</u>	
3.6			
	Setting up the remote board programming environment	. <u>33</u>	

3.7	<u>33</u>
3.8	Programming Remote Board
3.9	Testing Your Design
LAB 4: 2 T	01MULTIPLEXER39
Sun	nmary
Lab	Instruction39
4.1	2-1 Mux Verilog Code <u>39</u>
4.2	Working 2 to 1 MUX Verilog Code
4.3	Instantiating mux_2_to_1 into top module <u>45</u>
4.4	Viewing the Design Schematic
4.5	Viewing the chip planner <u>50</u>
LAB 5: KN	IGHT RIDER
Lab	Instruction <u>54</u>
5.1	Knight Rider Verilog Code <u>54</u>
5.2	Creating "knight_rider.v" <u>60</u>
5.3	Debugging Code
5.4	Running knight_rider on your remote board <u>61</u>
5.5	More Debugging
5.5:	Even More Debugging!
5.6	Correcting the double blink problem <u>65</u>
6	Document Revision History 68

HINTS AND TRICKS

Some helpful things to keep in mind. Refer to these if you have problems!

Webex Best Practices:

- When using Webex training center, select a PC (see lower right corner). Your name is placed <u>below</u> the PC name. Select your own PC, not one that is already occupied.
- o If you select a PC that has a name below it, you can observe what others are doing, ok to do if agreed upon.
- Audio connectivity has a mode where if you select "YES" when you
 connect to a machine, you have your own audio breakout room when
 you are working on your PC. Others can privately talk within your
 room but you lose audio connectivity to the main session. "NO" keeps
 your audio feed in the main session and you will hear background
 chatter from others in the training.
- When you leave your PC session, you can return to your PC in it's same state. Leave your PC session to view the chat window within the main session or listen to the main audio feed.
- Send a chat message in the main session if you are having problems and someone will join your session within the breakout room audio feed. When you rejoin your PC session select YES so you have the audio feed in your breakout room.
- Open up chat within your breakout room, that way the host/TA can communicate that way with you. Look for broadcast messages to all students. Periodically check chat the main session chat and your breakout session for announcements.
- If you are TA'ing, remind the host to make you a panelist so you can see the full chat feed.

Lab Best Practices:

You should use the <u>18.0 Standard</u> version of the Intel Quartus
 Prime software. This version requires no license <u>and is supported in the computer lab you are accessing</u>.

The Intel® Quartus® Prime Pro Edition software will not work as it The Intel® Quartus® Prime Pro Edition software will not work as it does not support the target hardware.

- o—If something fails to compile, check Top Level Entity Setting → Setting If something fails to compile, check Top Level Entity Setting → Setting If something fails to compile, check Top Level Entity Setting → Setting If something fails to compile, check Top Level Entity Setting → Setting
- —The errors in the last Knight Rider Lab code are intentionally there to The errors in the last Knight Rider Lab code are intentionally there to The errors in the last Knight Rider Lab code are intentionally there to
- If the Knight Rider LEDR[0] is the only LED that turns on, you have not assigned the CLOCK_50 pin properly in your assignments
- Check the LEDR[0] and LEDR[9] pins carefully in the Knight Rider Lab and see if they sequence properly. Study the code carefully to determine a fix.

Background Background Background Background Background

A field-programmable gate array, or FPGA, is a digital semiconductor that can be used to build a wide variety of electronic functions. These data center accelerators, wireless base stations and industrial motor controllers to name but a few common applications. This is because FPGAs can be infinitely reconfigured to perform different digital hardware functions, which also makes for an excellent learning platform.

To configure an FPGA, first you describe your digital electronics with either a Hardware Description Language (HDL), such as Verilog or VHDL, or a schematic. Then you assign the "pins" of your FPGA based on how the Printed Circuit Board (PCB) connects the FPGA to various peripheral components on your board. Some examples of peripherals are switches, LEDS, memory devices and various connectors. Finally, you "compile" your design and program the FPGA to perform the function you have specified in the HDL or schematic.

The FPGA development kit you will use is either a Cyclone V GX Starter Kit, or a The FPGA development kit you will use is either a Cyclone V GX Starter Kit, or a The FPGA development kit you will use is either a Cyclone V GX Starter Kit, or a development kit called the DE1-SoC . Some of you in the class will end up connecting to a PC that

hosts a Cyclone V GX Starter Kit and others will be connected to a PC hosting the DE1–SoC kit. The development kits are attached to laptop Windows PCs in a lab at Intel's San Jose, CA campus. In either case of board use, you will view your operational lab on a DE1–SOC board image. Operating the board switches and viewing LEDs/7-segments looks like a video game version of the actual development kit (see Figure 2). You will be able to see LEDs change state and move switches to run your experiments.




Figure 1: Cyclone V GX Starter Kit physically connected to the hands-on Lab PC




Figure 2: DE1-SoC remote console used to change switch values and see LEDs change state

Quartus Prime is Intel FPGA's design tool suite. It serves a number of functions:

- Design creation through the use of HDL or schematics
- System creation through the Platform Designer (formerly Qsys) graphical interface
- Generation and editing of constraints (timing, pin locations, physical location on die, I/O voltage levels)

- Synthesis of high-level language into an FPGA netlist, formally known as mapping
- · FPGA place and route, formally known as fitting
- Generation of design image used to program an FPGA, formally known as assembly
- Timing Analysis
- Download of design image into FPGA hardware, formally known as programming
- Debugging by insertion of debug logic (in-chip logic analyzer)
- · Interfacing to third party tools such as simulators

.

LAB 1: ACCESSING YOUR LAB PC

Launch your Webex session. You will select your own PC through Webex Training, the Webex package that enables connection to remote PCs to use throughout the duration of this training. Your instructor will guide you how to connect to a lab PC. In the lower right corner of Webex, you should see lab machines available, or alternatively select the labs pull down from the top screen of Webex. Note that an occupied machine has a person's name *below* the machine name. Select an unoccupied PC to connect to. You will be given a choice to hear audio from the group session or in your room with your local PC you selected. Since you will be all by yourself in your PC room, you might want to continue listening to the group feed until necessary to have a debug conversation with the leader or panelist.

Once you see a Windows login prompt, your login is student and the password is QPrime.1.

Once connected, you <u>might</u> see an existing Quartus session open from a previous student. Close that session, we will start with a fresh version of **Quartus Prime Standard 18.0.** Using the wrong version of Quartus Prime could lead to later problems in the lab. Quartus Prime Standard supports the lower complexity FPGA devices called MAX and Cyclone. The higher complexity devices offered by Intel called Arria, Stratix

Formatted: Font: Italic

Formatted: Font: Italic

Formatted: Font: Bold

Formatted: Font: Bold

and Agilex use a version of tools called Quartus Prime Pro. There is a third version called Quartus Prime Lite which is entirely free and supports MAX and Cyclone class FPGA devices. This version has less optimization and IP options than the Quartus Prime Standard but is ideally suited for university level coursework and capstone projects.

- ☐ Open the desktop folder called Quartus Shortcuts. Beneath that folder open the folder called Intel FPGA 18.0.0.614 Standard Edition.
- ☐ Launch the Quartus executable under this folder: Quartus Prime Standard
 Edition 18.0.0.614. The Quartus GUI will launch and occupy the entirety of your
 screen.
- □ Determine which board you are connected to. This can be achieved by

 launching this tool: Tools → Programmer. Next to the Hardware Setup you will

 see either USB-Blaster [USB-0] or DE-SoC [USB-1]. Please take note of which
 type of development kit your remote machine is directly connected to:

Development Kit		Hardware Setup
Cyclone V	GX Starter	USB-Blaster [USB-0]
DE1-SoC		DE-SoC [USB-1]

Make note of whether you are using a Cyclone V GX Starter or DE1-SoC. If that field comes up *blank*, immediately logout from your connected machine and try another. If you fail to follow unique instructions per board you will be unable to complete the lab successfully. Let the instructor know via chat that it could not find a connected board.

Formatted: Normal, No bullets or numbering

Formatted: Normal, No bullets or numbering

Formatted: Font: 12 pt, Italic, Font color: Auto

LAD THIS IS A NEW SECTION.

subheading

LAB 2: UNARCHIVING A BLANK PROJECT

Summary

This short lab that completes the basic project setup. You will be given a blank project that has the starting point files to make the remote console connections shown in . We will explain more about how this works in the coming sections.

Lab Instruction

2.0: Blank Project GitHub Download

- ☐ To begin your Remote Hands-free project, go to the <u>GitHub site</u>. <u>Open the link</u> <u>in the chrome browser that is part of your webex training session, not your local</u> <u>PC</u>.
- ☐ You should see a page that looks like below. Click on the zip file link, followed by download and save it. Save the DE1-SoC.zip file to a directory that does not have spaces in the path name! IMPORTANT: No spaces such as C:\Users\Student\Documents\My First FPGA . You need to make the directory C:\Users\Student\Documents\My_First_FPGA .
- ☐ Right click the zip file and extract the contents.
- ☐ The blankProj.qar file is called a Quartus archive file that contains project information compressed into a single file.

Figure 3: Blank Project GitHub download

2.1 Blank Project Environment Setup

- ☐ Bring your Quartus window to the front of your screen.
- Unarchive the BlankProjectDE1SoC.qar file by clicking File → Open, and change the lower right filter to show Quartus Prime Archive file (*.qar). Navigate to the .qar file you downloaded and click Open.

Commented [TS1]:




Figure 4: Restore Archived Project for Blank Project

- When you open the .qar file you will see the message from Figure 4 above. Click **OK** to restore the project.
- Some windows may not be shown by default. To customize what windows are shown, click on the **View** tab and look under the **Utility Windows** drop down as seen in Figure 5. The setup in Figure 4 is good for this exercise.




Figure 5: Utility Window dropdown

2.2 Understanding your Project Setup

<u>Understanding the organization of compiler tool projects, whether it be software or hardware projects is important to know at the outset of your design work.</u>

The remote console setup we are using in this lab unarchived a project for the DE1-SoC development board. However, some of you are likely connected to the Cyclone V GX Starter Kit board that is physically connected to the lab PC.

When you use the Cyclone V GX Starter kit, the DE1-SoC blank project you unarchived uses a different FPGA device part number than the Cyclone V GX starter kit physically connected to your PC. Only if you are using the Cyclone V GX Starter kit, should you make the changes below. Refer back to lab 1 to identify which development kit is connected to your PC. Start by changing to the proper part number.

- □ Open Assignments → Device
- ☐ In the name filter, type 5CGXFC5C6F27C7. This will give you a single match, select that one. When it asks if you want to remove current IO settings, select Yes. Click OK.
- Next, let's explore other settings. In Quartus: Assignments → Settings. In category, select General. Note that that the top level entity is set to top. This is the top level of your design hierarchy and will remain the same for the different experiments we will run in this lab.

Formatted: Underline




Figure 6: Settings tab

☐ Next click the Category: Files. Here you see the various design source files and other relevant project files needed to compile your design. You can add and remove files from this panel as needed.




Figure 7: Files included in your project

Highlight ../hdl/UserDesign.v and click remove. We will insert a different design file into your design in subsequent steps.

Observe that your project is called RemoteLab which is listed on the top bar of the Quartus window. Note that this name is different than your top-level entity although it could be named the same. It is possible to create multiple revision projects that will copy over assignments to create new versions of your project. This can be helpful for experimentation with settings.

LAB 3: DESCRIBING YOUR FPGA FUNCTION IN VERILOG

Summary

This lab will step you through the process of a simple design from generating your first Verilog file to synthesize and compile. Synthesis converts your Verilog language file to an FPGA specific "netlist" that programs the programmable FPGA lookup tables into your desired function. Compilation figures out the location of the lookup table cells used in the FPGA and generates a programming image that is downloaded to your Intel FPGA Development kit. At the end of this lab, you will be able to test the functionality of the example digital electronic circuits by toggling the switches and observing the LEDs for proper circuit operation.

Lab Instruction

- 3.1 Creating a New File
- ☐ Create a Verilog HDL file. Go the **File** dropdown menu and select **New**.
- ☐ A window, shown in Figure 7, should pop up. Click on Verilog HDL File and then OK.




Figure 8: New File Window

—Adding Verilog Code

☐ Create a simple module in your Verilog HDL file by typing

the code shown in Code Snippet 1. You can also copy/paste this code from the file switch to led.v found in the design files you downloaded for this workshop.

Code Snippet 1: Switch-to-LED Verilog Code

Make sure carriage returns and new lines are in the right location or your code will not compile properly! Verilog treats all blank space (spaces or tabs) the same.

BRAIN EXERCISE: Check your syntax carefully! Can you explain what this circuit does?

- Click on **File**, name the file as **switch_to_led.v** (ensuring case-sensitivity), and click **Save As...** to save your Verilog file as ../hdl/switch_to_led.v.
- ☐ Make sure Project Navigator is showing Files. If not use the pull down to select Files as shown in Figure 9.




Figure 9: Project Navigator

☐—Right click on ../hdl/top.v and select Set as Top Level Entity.

Note line 2: `include "../hdl/pin_ip.v" shows a fourth design file in your project not listed in Project navigator → Files. This is part of the design hierarchy as well. An alternate way of including this would have been to add this file through the settings → files menu, but that is not necessary in this case.

——Understanding the design hierarchy

If you had a physical board in your hands, you would use the **Pin Planner** to tell Quartus what FPGA pins on the <u>Cyclone V GX</u>

<u>Starter Kit</u> development board are connected to the switches and LEDs used in the circuit. <u>Remember that the FPGA is very flexible, including the solder balls on the bottom of the integrated circuit that connect the FPGA to LEDs, switches and other <u>components routed in the printed circuit board</u>.</u>

To understand the process, refer to the diagram on _below.




Figure 10: Remote Board Functionality Diagram. There are three main modules to the Hands-free remote board: Top, Pin_IP, and the User_Design. Note that your user design in this case is called switch_to_led.v and will be compiled as part of your overall project. Should you have had a physical board in your hands, you would have only needed switch_to_led.v as a single design file in your project, made the top level entity sw_to_led and assigned the SW and LEDR ports to pins on the FPGA. In this case, there is a single port called CLOCK_50 that is listed in your top.v design file that needs assignment. You might ask yourself why don't the SW and LEDR pins need to be assigned? That's because they are virtualized in the remote console we have designed, and you can't change the live SW pins or view LEDs from the board.

- Top is the top level of the design hierarchy and connects the pin_ip to the User_Design module. In this level, it is necessary for the user to instantiate their design (User_Design) in order to have the system run their hardware design. Without the remote board, this top level would not be needed, as you would need to use the pin assignment tool to directly connect your user design to the pins of the FPGA.
- Pin_IP is a "module" in your design that exercises the inputs and monitors the outputs of your User_Design. This gives the remote board the same functionality as FPGA pins. Inputs to Pin_IP directly corresponds to the GUI interface of switches, push buttons (KEYS), LEDs and what are called seven segment displays useful for displaying letters and numbers.

- Although it may look like we are physically trying to connect a SW, KEY, etc. to the **Top** level,
 - we connect your User Design (in this case Switch_to_LED) to the Pin_IP_block, that collects the input Switch and Key Values and sends out to the LED and seven segment values to run your switch to LED design.
- As seen in Figure 10, the Top level has a single signal that leaves the FPGA in the Verilog code and that is the clock. The clock signal is synchronization signal for the overall design. This input at the Top level is necessary because the complex module that handles communication wirelessly requires a clock. You can also observe some signals in the diagram from the JTAG TAP. These are not programmable by the User and are part of every FPGA design. You cannot access these signals from Verilog code.
- Instantiating User Design in Top

<u>Instantiating is a word often used in hardware design meaning to infer your design into a higher-level part of the design hierarchy.</u> Now that we understand the levels of our remote environment, we can begin to instantiate our design to get our online board up and running.

switch_to_led i_switch_to_led (.SW(SW), .LEDR(LEDR));

Field Code Changed

Code Snippet 2: switch_to_led Instance

Your top.v file should look like Figure 11 below.

Your top.v file should look like Figure 11

```
| wire [6:0] | HEXO, HEX1, HEX2, | HEX3, HEX4, HEX5; | wire [9:0] SW; | wire [3:0] KEY; | // Parameter interconnect wires | wire [31:0] param1, param2, param3; | // User instantiates design below | switch_to_led | i_switch_to_led (.SW(SW), .LEDR(LEDR)); | // IP to allow simple user design interfacing with developent kit | pin_ip | platform_designer_pin_ip( .CLK_50(CLOCK_50), .LEDR_top(LEDR_top), .HEXO_top(HEX_top_0), .HEX1_top(HEX_top_1), .HEX2_top(HEX_top_1), .HEX2_top(HEX_top_2), .HEX3_top(HEX_top_3), .HEX4_top(HEX_top_3), .HEX4_top(HEX_top_3), .HEX4_top(HEX_top_3), .HEX4_top(HEX_top_3), .HEX1(HEX1), .HEX2(HEX2), .HEX1(HEX1), .HEX2(HEX2), .HEX3(HEX3), .HEX3(HEX3), .HEX3(HEX3), .HEX4(HEX4).
```

Figure 11: Instantiating switch_to_led into the top module

3.5 Setting up your pin assignments

In this step you will bind the CLOCK_50 pin to a physical pin location on the FPGA. You have changed the device type and added new code, and by running the first step in the design flow called synthesis, you can run the subsequent pin planning step.

- ☐ Towards the top of the Quartus GUI, click on this icon: ☐. This is called

 Analysis and Synthesis. This will bind the project with the new

 device and allow Quartus to understand the ports in your design. It will also
 show syntax errors should you have any problems in your Verilog code. This
 step takes roughly 1:30 minutes and seconds.
- ☐ There are several ways to assign pins. We will use the Pin Planner since it is visual and will give you a view into how the FPGA solder balls on the bottom are connected to the PCB.
- ☐ Start the pin planning by clicking on this icon:
- ☐ A GUI will show the bottom of the FPGA with a legend of various power and ground pins and special signals.
- ☐ We are going to add the proper pin location for the CLOCK_50 pin according to the table below:

Commented [TS2]: CLOCK_20 -> CLOCK_50

Development Kit	CLOCK_50 pin location
Cyclone V GX Starter	PIN_N20
DE1-SoC	PIN_AF14

Formatted: Font: Bold

Formatted: Normal, Indent: Left: 0.25", No bullets or numbering

Formatted: Centered

Formatted: Centered

Formatted: Indent: Left: 0.5", No bullets or numbering

Other pins will show up as unassigned. This is ok with the remote console; it only needs a clock. Close the pin planner.

Pin Planner - C:/Users/Student/Documents/My_First_FPGA/DE1-SoC/DE1-SoC/blankProj_restored/quartus/RemoteLab - RemoteLab File Edit View Processing Tools Window Help 0 8 × Top View - Wire Bond Symbol Pin Type Cyclone V - 5CGXFC5C6F27C7 User I/O Fitter assign. Unbonded Reserved pin DEV OF DIFF_p DIFF_n outp. Groups DQ Early Pin Planning DQSB Early Pin Planning CLK_n Run I/O Assienn CLK_p Export Pin Assignm GX_X*n Pin Finder. Highlight Pins
I/O Banks
VREF Groups Other PLL MSELD MSEL1 Edges
Clock Pins MSEL2 E Clock CONF_DONE E PLL/DLI Innut DCLK Node Name Direction itter Location I/O Standard irrent Streng ifferential Pai Analog Settir (B/VCCT_GXE er I/ CLOCK_50 HEX_top_0[6] HEX_top_0[5] HEX_top_0[4] HEX_top_0[3] 3.3-V LVTTL 3.3-V LVTTL 3.3-V LVTTL 3.3-V LVTTL 3.3-V LVTTL 16mA ...ault) 16mA ...ault) 16mA ...ault) 16mA ...ault) 16mA ...ault) PIN_H12 PIN_AE14 PIN_T23 PIN_Y15 PIN_L24 Input Output Output Output Output 00:02:17

Figure 12: Pin Planner view for Cyclone V GX Starter Kit (note DE1-SoC will have a slightly different image and device number)

-Compiling Your Code

3.6

☐ Click , located at the top of the main Quartus window, to start the full compilation of your code. You can also go to: Processing → Start Compilation.

This will synthesize your Verilog code into lookup tables, run place and route

Formatted: Indent: Left: 0.5", No bullets or numbering

Formatted: Centered, Indent: Left: 0", Keep with next

Formatted: Font: 11 pt

Formatted: Font: 13 pt

Formatted: Indent: Left: 0", Line spacing: Multiple 1.15 li, Outline numbered + Level: 2 + Numbering Style: 1, 2, 3, ... + Start at: 1 + Alignment: Left + Aligned at: 0.31" + Indent at: 0.71"

(fitting in FPGA speak), assembly which produces a programming image. The resulting file is called output files/RemoteLab.sof. This step takes roughly 2:45.

☐ The compilation should complete and there should be 0 errors. (You can ignore The compilation should complete and there should be 0 errors. (You can ignore warnings)





Figure 13: Quartus window showing successful compilation

Setting up the remote board programming environment

In order to get your remote environment up and running, you will create a new task in Quartus to launch the remote GUI.

☐ In the Tasks window, there is an icon with 3 horizontal bars. Click on that and customize.



☐ Click on New.




Figure 14: New Task

- ☐ Name the Custom flow DE1-SoC-GUI. Keep existing flow as None.
- ☐ Select "TCL Scripts...".
- ☐ Enter DE1-SoC-GUI as the Task Name and the path to the launch.tcl file in the downloaded package. Click OK through windows and your Task should show up in the Task Window.

Commented [TS3]: Changed to "TCL Scripts..."




Figure 15: Settings for a new task

☐ This next step is a bit of a hack allow us to use the DE1-SoC GUI for the Cyclone

V GX Starter kit. Once we have a native Cyclone V GX Starter Kit, this step will

go away. Navigate to this folder:

C:\Users\Student\Documents\My_First_FPGA\DE1
SoC\RemoteConsoleDE1SoC using File explorer.

The rest of these steps in Section 3.7 only apply if you are using the Cyclone V

GX Starter Kit:

- Right click on setup.tcl and select your favorite editor listed.
- Replace lines 6 through 8 with the lines shown in Code Snippet 3.
- ☐ Save the file.

```
set cfg_part "5CGXFC5C6F27C7"
set ign_part ""
set prog_regex "*Blaster*"
```

Code Snippet 3: setup.tcl line replacement


Formatted: Font: Bold, Underline	
Formatted: Underline	
Formatted: Font: Bold, Underline	
Formatted: Underline	
Formatted: Underline	
Formatted: Underline	
Formatted: Font: Bold, Underline	
Formatted: Font: Bold	
Field Code Changed	

Programming Remote Board

☐ Right click on DE1-SoC-GUI and hit Start

Right click on DE1-SoC-GUI and hit Start

☐ Click on "select .sof file" and navigate to output_files/RemoteLab.sof, select,
and click link. Wait about 20 seconds for the GUI to pop up. If its hidden from
view, highlight the feather icon at the bottom of your screen.



<u>Figure 16: Development Kit Viewer Window</u>

—Testing Your Design

☐ Check the functionality of the circuit by toggling the sliding switches (not the push buttons) and see the LEDs turn on and off.

Congratulations!

You have just completed the switch_to_led lab using the <u>DE1-SoC</u> Remote Board. <u>Make sure to close the remote GUI upon completion.</u>

LAB 4: 2 TO 1 MULTIPLEXER

Summary

Follow the steps from last lab and implement a 3 bit <u>wide_2-to-1</u> multiplexer. A 2-1 multiplexer selects one of 2 data inputs. If the "S" pin is logic 0, M gets the value X, else (if S is logic 1) M gets the value Y. Note this lab uses arrays. To define an array, refer back to the switch_to_led.v code in Section 3.1 where we used syntax such as input [9:0] SW to define the input signal.




Figure 17: Logic Flow for a 2 to 1 Mux

Lab Instruction

4.1 2-1 Mux Verilog Code

There are several approaches to this lab. One option is to create a Verilog file from scratch for the 3-bit wide 2-to-1 multiplexer in your project. Take a look at the code from switch_to_led.v on how to declare the ports on your module. This means to include the module statement and inputs/output definitions.

If you are brand new to <u>Verilog</u> coding, the other option is to review, copy, and paste the code <u>from</u> in section 4.2 <u>and then return back to this section of the lab manual</u>. Once you copy the code, <u>File \rightarrow New</u>, <u>paste (control-v) and</u> save the Verilog file as $mux_2_{to}_1v$.

CHECKLIST IF YOU DON'T COPY CODE FROM SECTION 4.2

- ☐ Use switch **SW[9]** as the **S** input (the selection bit of the multiplexer), switches **SW[2:0]** as the **X** input and switches **SW[5:3]** as the **Y** input.
- ☐ With assign statements, display the value of the input **S** on **LEDR[9]**, input **X** on **LEDR[2:0]**, input **Y** on **LEDR[5:3]**.
- ☐ Assign M to LEDR[8:6].

There are several ways to define a multiplexer in Verilog. Pick one of the three styles shown below. If you have time, try a couple of different coding styles for practice. Place these lines after the module definition and before the end module statement.

CONTINUOUS ASSIGNMENT:

```
assign M = (S==1) ? Y:X; //If S then M = Y else M = X
//All signals are of type wire
```

Code Snippet 4 Continuous-style MUX

PROCEDURAL ASSIGMENT "IF" STATEMENT:

```
always @ (S or X or Y) begin
  //If any of the signals S, X, or Y
  //change state, execute this code.
  //Note that signals to the left of an equal
  //sign in an always block need to be declared
  //of type reg so declare M as:
  //reg[2:0] M;
  if (S==1)
    M<=Y; //Note the non-blocking operator <=
  else
    M<=X;
end</pre>
```

Code Snippet 5: If-style MUX

PROCEDURAL ASSIGMENT "CASE" STATEMENT

```
always @ (S or X or Y) begin
    case (S)
        1'b0: M <= X;
        1'b1: M <= Y;
    endcase
end</pre>
```

Code Snippet 6: Case-style MUX

Also note that variables that are assigned to the left of an equal sign (= or <=) in an always block must be defined as reg. Other variables are defined as wire. If undeclared, variables default to a 1-bit wire.

With the above port and signal assignments, we will see the output X when the select input S is low and we will see Y when S is high.

4.2 Working 2 to 1 MUX Verilog Code

Code Snippet 7 complete implementation of the mux in the design file mux 2 to 1.v

Field Code Changed

```
module mux_2_to_1(SW, LEDR); //Create module mux_2_to_1
   input [9:0] SW;
                              //Input Declarations:10 slides switches
   output [9:0] LEDR;
                              //Output Declarations:10 red LED lights
   wire S;
                              //Declare The Selected signal
   wire [2:0] X,Y,M;
                              //Declare inputs and outputs to the MUX
   assign S=SW[9];
                              //Assign input SW to internal signals
   assign X=SW[2:0];
   assign Y=SW[5:3];
   assign LEDR[8:6]=M;
                              //Assign internal signal to output LEDs
   assign LEDR[9]=SW[9];
   assign LEDR[2:0]=SW[2:0];
   assign LEDR[5:3]=SW[5:3];
   assign M=(S==0) ? X:Y;
                              //MUXSelect Function
endmodule
```

<u>Code Snippet 7: Complete MUX implementation</u>

Instantiating mux 2 to 1 into top module

Now you need to make sure you have the proper files included in your project.

☐ To the right of the Project Navigator Window, change Hierarchy to Files. You will only be operating on the mux_2_to_1.v so you will need to remove switch_to_led.v from your project.




Figure 18: Changing Top Level Entity

Instantiate your new mux 2 to 1 module into module top. Hint the code to Instantiate your new mux 2 to 1 module into module top. Hint the code to Instantiate your new mux 2 to 1 module into module top. Hint the code to

mux_2_to_1 i_mux_2_to_1 (.SW(SW), .LEDR(LEDR));

Field Code Changed

- Code Snippet 8: MUX instantiation
- □ Note that you will need to remove or comment out any previous files (switch_to_led).
- Compile your design by pressing along the top of the Quartus window.
 - The GUI will come up as it did for the switch_to_led lab. Test the switches and LEDs on the remote console. Note that switch 9 selects between the values on either switches 2-0 or 5-3 and puts their value on LEDs 8-6.
- 4.4 Viewing the Design Schematic

When you compile Verilog, or any HDL (Hardware Description Language), Quartus

synthesizes your code into hardware. This hardware can be viewed through the RTL Viewer (Register Transfer Level Viewer).

☐ The RTL Viewer can be found under task on the left-hand side by looking into the Tools → Netlist Viewers

→ RTL Viewer. Once opened, you

can navigate the design

hierarchy and observe your mux 2 to 1 design in a schematic form. Use the left and right mouse buttons to navigate through the design hierarchy.




Figure 19: RTL Viewer selection

——Viewing the chip planner

Another topic that is interesting is looking at the chip level design and see the various physical objects in your design.

- ☐ Close the RTL Viewer
- ☐ Open the Chip Planner: Tools → Chip Planner
- ☐ Zoom in and out of the chip planner view by clicking on the magnifying glass and clicking right and left mouse to zoom in/out. The darker region rectangles contain the lookup tables that are utilized in this small design. Chip Planner has

a wide range of features. Highlighting the arrow and selecting an object will give its description in the right panel.

LAB 5: KNIGHT RIDER

Summary

Perhaps some of you have heard of or watched a TV show called Knight Rider that aired from 1982 to 1986 and starred David Hasselhoff. The premise of the show was David Hasselhoff was a high-tech crime fighter (at least high technology for 1982) and drove around an intelligent car named "KITT". The KITT car was a 1982 Pontiac Trans-Am sports car with all sorts of cool gadgets. The interesting gadget of interest for this lab were the headlights of KITT which consisted of a horizontal bar of lights that sequenced one at a time from left to right and back again at the rate of about 1/10th of a second per light. Check out this short YouTube1 video for crime fighting and automotive lighting technology's finest moment. This lab will teach you a thing or two about sequential logic and flip-flops. Let's quickly review how flip-flops work.

Flip-flops are basic storage elements in digital electronics. In their simplest form, they have 3 pins: D, Q, and Clock. The diagram of voltage versus time (often referred to as a waveform) for a flip-flop is shown below. Flip-flops capture the value of the "D" pin when the clock pin (the one with the triangle at its input transitions from low to high). This value of D then shows up at the Q output of the flip-flop a very short time later.




Figure 20: Shift Register Diagram

When you connect several flip-flops together serially you get what is known as a shift

Lab Instruction

5.1 Knight Rider Verilog Code

☐ The following <u>Verilog code</u> is the starting point for your Knight Rider design, but there are some bugs. <u>You will remove your mux 2 to 1.v file and add the knight rider.v file to your project.</u>

Figure 21: Shift Register Diagram

The code given in Code Snippet 9 intentionally has an error. See if you can find it.

Formatted: Default Paragraph Font

```
Field Code Changed
```

```
module knight_rider(
                        input wire CLOCK_50,
                         input resetn,
                         output wire [9:0] LEDR);
    wire slow_clock;
    reg [3:0] count;
    reg count_up;
    clock_divider u0(.fast_clock(CLOCK_50),.slow_clock(slow_clock));
    always @ (posedge slow_clock or negedge resetn)
    begin
        if (~resetn)
            count <= 0;
        else if (count_up)
            count <= count +1'b1;</pre>
        else
            count <= count - 1'b1;</pre>
    end
    always @ (posedge slow_clock)
    begin
        if (count==9)
            count_up <= 1'b0;
        else if (count==0)
            count up <= 1'b1;</pre>
        else
            count_up <= count_up;</pre>
    end
    assign LEDR[9:0] = (1'b1 << count);</pre>
endmodule
module clock_divider(
                         input fast_clock,
                         output slow_clock);
    parameter COUNTER_SIZE = 5;
    parameter COUNTER_MAX_COUNT = (2 ** COUNTER_SIZE) -1
    reg [COUNTER_SIZE-1:0] count;
    always @(posedge fast_clock)
    begin
        if(count==COUNTER_MAX_COUNT)
            count <= 0;
        else
            count<=count+1'b1;</pre>
    end
    assign slow_clock = count[COUNTER_SIZE-1];
endmodule
```

Code Snippet 9: Knight Rider w/ bugs

Creating "knight_rider.v"

- ☐ Open a new Verilog file and save it as **knight_rider.v**. Copy and paste the code above into knight_rider.v.
- ☐ Make sure to instantiate your knight_rider_module into module top and comment out any previous modules you instantiated in module top (eg mux 2_to_1). Note the CLOCK_50 and LEDR connections are fairly obvious as the ports they connect to have the same name, however for resetn, requires an active low switch or key (KEY is Terasic terminology for push button). The keys are active low, meaning when not pressed produce a "1" and when pressed produce a "0" state. Directly connecting resetn to KEY[0] will produce the desired results.




Figure 22: KEY function

5.3 Debugging Code

- ☐ Click on the **Play** ▶ button and run **Analysis & Elaboration**. This source code has <u>one</u> syntax bugs. Look at the transcript window on the bottom and observe the errors that are flagged with symbol. <u>Note sometimes the flagged line number might be one line away from the offending code.</u>
- ☐ Carefully look at the source code and fix the errors and continue to recompile until the compilation steps run to completion.

5.4 Running knight_rider on your remote board

☐ By now you should have the hang of how to program the FPGA image into the DE1-SoC board. Go ahead and try it out. Do you see the

infamous Knight Rider pattern? When working properly, you should see something like the following



Figure 23: another map pic

☐ with the LED taking about 1 second to blink all 10 LEDs in one direction. See Figure 24 for the sequence.




Figure 24: Example of Knight Rider sequence


What do you see?

5.5 More Debugging


You knew we weren't going to make it that easy, did you? How come the lights don't sequence? Here is a portion of the explanation. The selected clock frequency of the DE10-LITE Board is 50 MHz. That means the clock changes 50 million times per second. If you change the LEDs at that rate, you cannot view them with the naked eye.

When you go through the code you will see a module in your code called **clock_divider**. You want the output clock to toggle at around 10 Hz (10x per second). This clock_divider module takes the 50 MHz clock and divides down the clock to a slower frequency. Your lab instructor goofed and did not calculate the right divide ratio to slow the 50 MHz clock down to 10 Hz.

	ed to do a bit of math (including the log function!) to determine how to derive per size of the counter to divide 50 MHz to roughly 10 Hz.
	Basically, think about a divide ratio that is 2 N where N is the width of the counter. Adjust the parameter to COUNTER_SIZE to the appropriate ratio and recompile and reprogram the FPGA.
	Work out N based on the following equation: $10 = 50,000,000/2^{N}$. Round N up to the nearest integer to discover the proper WIDTH parameter setting.
	Recompile and run the <u>DE1-SoC</u> remote board.
5.5: E	ven More Debugging!
second sequen LED? A	Inight Rider sequence working properly? Does each LED stay on for about 1/10? If not, redo your math to find the right WIDTH parameter. Look at the cing carefully. Does each LED illuminate once and proceed to its neighboring s you will observe LED[0] and LED[9] will blink twice. The remote console isn't oth as the actual hardware, so it might be hard to catch. You can increase TER_WIDTH by one, recompile, and if slow enough you will observe the error.
<u>0</u>	Dang! That lab instructor created another error in the design, <u>LEDs 9 and 0</u> double blink! Look at the source code in the knight_rider.v code and see if you can find the error.
	Change the code, recompile and reprogram your <u>DE1-SoC</u> remote
	development kit until your Knight Rider LEDs are sequencing properly. Try viewing your knight rider hardware through the RTL Viewer (Register
	Transfer Level Viewer) like you did for the mux 2 to 1 design.
	for taking time learning how to develop Intel FPGA products. We hope you this lab informative.
Note: T	he COUNTER_SIZE looks good when set to 23 or 24.
1.2 <u>5.6</u>	Correcting the double blink problem
	nulation shown below in figure below illustrates the problem. Note how count



Changing the count_up trigger clock to the fast_clock allows count_up to change state at the appropriate time allowing proper behavior. Keep the trigger clock as slow_clock and changing the limits between 9 and 0 to 8 and 1 also will correct the problem.



26 Document Revision History

List the revision history for the application note.

Name	Date	Changes
Shawnna Cabanday	11/26/2019	Initial Release of guide

Shawnna Cabanday	12/4/2019	Revision for NoMachine
,	, , , ,	implementation
Shawnna Cabanday	1/19/2020	Revision for downloaded
,	, , , , , ,	Quartus Lite
		implementation
Shawnna Cabanday	1/27/2020	Minor revisions, added
,	' '	new figures
Shawnna Cabanday	1/28/2020	Added more information
,		in ModelSim simulation
		section, minor grammar
		revisions and mistakes
Larry Landis	2/13/2020	Corrected some typos,
-		added diagram for the
		Nios embedded system.
Damaris Renteria	2/18/2020	Added few Linux
		commands that differ
		from Window's, minor
		revisions.
Damaris Renteria	3/2/2020	Incorporated profiling on
		a target (DE10-Lite)
Damaris Renteria	3/13/2020	Corrected some typos,
		changed diagrams
		(without GPIO), added
		more information about
		profil i er report.
Sam Banda/Larry Landis	8/4/2020	Adapt to the remote
		<u>console</u>
Larry Landis	2/15/2021	Adapt to the Webex
		Training Center and De1-
		SoC console with CV GX
		<u>Starter Hardware</u>
<u>Larry Landis</u>	<u>3/1/2021</u>	Add support for either CV
		GX Starter or DE1-SoC
Larry Landis	3/2/2021	Show timing fix
Larry Landis	3/16/2021	Typos
<u>Jeffrey Okurowski</u>	3/22/21	Added Webex PC
		password




Figure 25: a map

. Directly connecting resetti to κετίοι will prot




Figure 22: KEY function

Figure 26: Sample caption