

| Base Integer Instructions: RV32I and RV64I | | | | | RV Privileged Instructions | | | | Optional Multiply-Divide Instruction Extension: RVM | | | | | | | | | | | | | | |
|--|-------------------------|-------|-------------|----------------|----------------------------|--|--|---|---|--------------|---------------------------|---|--|-----------------------|---------------------------|--------------------|-----------------|--------------|----------------|-------------------------|--------------------------|-------------------------------|--|
| Category | Name | Fmt | RV32I Base | | +RV64I | | Category | Name | Fmt | RV mnemonic | | Category | Name | Fmt | RV32M (Multiply-Divide) | | +RV64M | | | | | | |
| Shifts | Shift Left Logical | R | SLL | rd,rs1,rs2 | SLLW | rd,rs1,rs2 | Trap | Mach-mode trap return | R | MRET | | Multiply | MULTiply | R | MUL | rd,rs1,rs2 | MULW | rd,rs1,rs2 | | | | | |
| | Shift Left Log. Imm. | I | SLLI | rd,rs1,shamt | SLLIW | rd,rs1,shamt | | Supervisor-mode trap return | R | SRET | | | MULTiply High | R | MULH | rd,rs1,rs2 | | | | | | | |
| | Shift Right Logical | R | SRL | rd,rs1,rs2 | SRLW | rd,rs1,rs2 | Interrupt | Wait for Interrupt | R | WFI | | MULTiply High Sign/Uns | R | MULHSU | rd,rs1,rs2 | | | | | | | | |
| | Shift Right Log. Imm. | I | SRLI | rd,rs1,shamt | SRLIW | rd,rs1,shamt | | Virtual Memory FENCE | R | SFENCE.VMA | rs1,rs2 | | MULTiply High Uns | R | MULHU | rd,rs1,rs2 | | | | | | | |
| | Shift Right Arithmetic | R | SRA | rd,rs1,rs2 | SRAW | rd,rs1,rs2 | Examples of the 60 RV Pseudoinstructions | | | Divide | DIVide | R | DIV | rd,rs1,rs2 | DIVW | rd,rs1,rs2 | | | | | | | |
| | Shift Right Arith. Imm. | I | SRAI | rd,rs1,shamt | SRAIW | rd,rs1,shamt | Branch = 0 (BEQ | rs,x0,imm) | J | | BEQZ | rs,imm | DIVide Unsigned | R | DIVU | rd,rs1,rs2 | | | | | | | |
| Arithmetic | ADD | R | ADD | rd,rs1,rs2 | ADDW | rd,rs1,rs2 | | Jump (uses JAL | x0,imm) | J | J | imm | Remainder | REMainder | R | REM | rd,rs1,rs2 | REMW | rd,rs1,rs2 | | | | |
| | ADD Immediate | I | ADDI | rd,rs1,imm | ADDIW | rd,rs1,imm | | MoVe (uses ADDI | rd,rs,0) | R | MV | rd,rs | | REMainder Unsigned | R | REMU | rd,rs1,rs2 | REMUW | rd,rs1,rs2 | | | | |
| | SUBtract | R | SUB | rd,rs1,rs2 | SUBW | rd,rs1,rs2 | | RETurn (uses JALR | x0,0,ra) | I | RET | | Optional Atomic Instruction Extension: RVA | | | | | | | | | | |
| | Load Upper Imm | U | LUI | rd,imm | | | | Optional Compressed (16-bit) Instruction Extension: RV32C | | | | | | Category | Name | Fmt | RV32A (Atomic) | | +RV64A | | | | |
| Add Upper Imm to PC | U | AUIPC | rd,imm | | | Category | Name | Fmt | RVC | | RISC-V equivalent | | Load | Load Reserved | R | LR.W | rd,rs1 | LR.D | rd,rs1 | | | | |
| Logical | XOR | R | XOR | rd,rs1,rs2 | Loads | Load Word | CL | C.LW | rd',rs1',imm | LW | rd',rs1',imm*4 | Store | Store Conditional | R | SC.W | rd,rs1,rs2 | SC.D | rd,rs1,rs2 | | | | | |
| | XOR Immediate | I | XORI | rd,rs1,imm | | Load Word SP | CI | C.LWSP | rd,imm | LW | rd,sp,imm*4 | | Swap | SWAP | R | AMOSWAP.W | rd,rs1,rs2 | AMOSWAP.D | rd,rs1,rs2 | | | | |
| | OR | R | OR | rd,rs1,rs2 | | Float Load Word SP | CL | C.FLW | rd',rs1',imm | FLW | rd',rs1',imm*8 | | | Add | ADD | R | AMOADD.W | rd,rs1,rs2 | AMOADD.D | rd,rs1,rs2 | | | |
| | OR Immediate | I | ORI | rd,rs1,imm | | Float Load Word | CI | C.FLWSP | rd,imm | FLW | rd,sp,imm*8 | | Logical | | XOR | R | AMOXOR.W | rd,rs1,rs2 | AMOXOR.D | rd,rs1,rs2 | | | |
| | AND | R | AND | rd,rs1,rs2 | | Float Load Double | CL | C.FLD | rd',rs1',imm | FLD | rd',rs1',imm*16 | | | AND | R | AMOAND.W | rd,rs1,rs2 | AMOAND.D | rd,rs1,rs2 | | | | |
| | AND Immediate | I | ANDI | rd,rs1,imm | | Float Load Double SP | CI | C.FLDSP | rd,imm | FLD | rd,sp,imm*16 | | OR | R | AMOOR.W | rd,rs1,rs2 | AMOOR.D | rd,rs1,rs2 | | | | | |
| Compare | Set < | R | SLT | rd,rs1,rs2 | Stores | Store Word | CS | C.SW | rs1',rs2',imm | SW | rs1',rs2',imm*4 | Min/Max | MINimum | R | AMOMIN.W | rd,rs1,rs2 | AMOMIN.D | rd,rs1,rs2 | | | | | |
| | Set < Immediate | I | SLTI | rd,rs1,imm | | Store Word SP | CSS | C.SWSP | rs2,imm | SW | rs2,sp,imm*4 | | MAXimum | R | AMOMAX.W | rd,rs1,rs2 | AMOMAX.D | rd,rs1,rs2 | | | | | |
| | Set < Unsigned | R | SLTU | rd,rs1,rs2 | | Float Store Word | CS | C.FSW | rs1',rs2',imm | FSW | rs1',rs2',imm*8 | | MINimum Unsigned | R | AMOMINU.W | rd,rs1,rs2 | AMOMINU.D | rd,rs1,rs2 | | | | | |
| | Set < Imm Unsigned | I | SLTIU | rd,rs1,imm | | Float Store Word SP | CSS | C.FSWSP | rs2,imm | FSW | rs2,sp,imm*8 | | MAXimum Unsigned | R | AMOMAXU.W | rd,rs1,rs2 | AMOMAXU.D | rd,rs1,rs2 | | | | | |
| Branches | Branch = | B | BEQ | rs1,rs2,imm | | Float Store Double | CS | C.FSD | rs1',rs2',imm | FSD | rs1',rs2',imm*16 | Two Optional Floating-Point Instruction Extensions: RVF & RVD | | | | | | | | | | | |
| | Branch ≠ | B | BNE | rs1,rs2,imm | | Float Store Double SP | CSS | C.FSDSP | rs2,imm | FSD | rs2,sp,imm*16 | Category | Name | Fmt | RV32{F D} (SP,DP Fl. Pt.) | | +RV64{F D} | | | | | | |
| | Branch < | B | BLT | rs1,rs2,imm | | Arithmetic | ADD | CR | C.ADD | rd,rs1 | ADD | rd,rd,rs1 | Move | Move from Integer | R | FMV.W.X | rd,rs1 | FMV.D.X | rd,rs1 | | | | |
| | Branch ≥ | B | BGE | rs1,rs2,imm | | | ADD Immediate | CI | C.ADDI | rd,imm | ADDI | rd,rd,imm | | Move to Integer | R | FMV.X.W | rd,rs1 | FMV.X.D | rd,rs1 | | | | |
| | Branch < Unsigned | B | BLTU | rs1,rs2,imm | | | ADD SP Imm * 16 | CI | C.ADDI16SP | x0,imm | ADDI | sp,sp,imm*16 | Convert | ConVerT from Int | R | FCVT.S.W | rd,rs1 | FCVT.{S D}.L | rd,rs1 | | | | |
| Branch ≥ Unsigned | B | BGEU | rs1,rs2,imm | ADD SP Imm * 4 | CIW | | C.ADDI4SPN | rd',imm | ADDI | rd',sp,imm*4 | ConVerT from Int Unsigned | R | | FCVT.S.WU | rd,rs1 | FCVT.{S D}.LU | rd,rs1 | | | | | | |
| Jump & Link | J&L | J | JAL | rd,imm | SUB | CR | C.SUB | rd,rs1 | SUB | rd,rd,rs1 | ConVerT to Int | R | FCVT.W.S | rd,rs1 | FCVT.L.{S D} | rd,rs1 | | | | | | | |
| | Jump & Link Register | I | JALR | rd,rs1,imm | | AND | CR | C.AND | rd,rs1 | AND | | rd,rd,rs1 | ConVerT to Int Unsigned | R | FCVT.WU.S | rd,rs1 | FCVT.LU.{S D} | rd,rs1 | | | | | |
| Synch | Synch thread | I | FENCE | | AND Immediate | CI | C.ANDI | rd,imm | ANDI | rd,rd,imm | Load | Load | I | FLW | rd,rs1,imm | Calling Convention | | | | | | | |
| | Synch Instr & Data | I | FENCE.I | | | OR | CR | C.OR | rd,rs1 | OR | | rd,rd,rs1 | Store | S | FSW | rs1,rs2,imm | Register | ABI Name | Saver | | | | |
| Environment | CALL | I | ECALL | | eXclusive OR | CR | C.XOR | rd,rs1 | AND | rd,rd,rs1 | Arithmetic | ADD | R | FADD.S | rd,rs1,rs2 | x0 | zero | --- | | | | | |
| | BREAK | I | EBREAK | | | MoVe | CR | C.MV | rd,rs1 | ADD | | rd,rs1,x0 | SUBtract | R | FSUB.S | rd,rs1,rs2 | x1 | ra | Caller | | | | |
| | | | | | | Load Immediate | CI | C.LI | rd,imm | ADDI | | rd,x0,imm | MULTiply | R | FMUL.S | rd,rs1,rs2 | x2 | sp | Callee | | | | |
| | | | | | | Load Upper Imm | CI | C.LUI | rd,imm | LUI | | rd,imm | DIVide | R | FDIV.S | rd,rs1,rs2 | x3 | gp | --- | | | | |
| | | | | | | Shifts | Shift Left Imm | CI | C.SLLI | rd,imm | | SLLI | rd,rd,imm | SQure RooT | R | FSQRT.{S D} | rd,rs1 | x4 | tp | --- | | | |
| | | | | | | | Shift Right Ari. Imm. | CI | C.SRAI | rd,imm | SRAI | rd,rd,imm | Mul-Add | Multiply-ADD | R | FMADD.{S D} | rd,rs1,rs2,rs3 | x5-7 | t0-2 | Caller | | | |
| | | | | | | | Shift Right Log. Imm. | CI | C.SRLI | rd,imm | SRLI | rd,rd,imm | | Multiply-SUBtract | R | FMSUB.{S D} | rd,rs1,rs2,rs3 | x8 | s0/fp | Callee | | | |
| | | | | | | Branches | Branch=0 | CB | C.BEQZ | rs1',imm | BEQ | rs1',x0,imm | Negative Multiply-SUBtract | R | FNMSUB.{S D} | rd,rs1,rs2,rs3 | x9 | s1 | Callee | | | | |
| | | | | | | | Branch≠0 | CB | C.BNEZ | rs1',imm | BNE | rs1',x0,imm | | Negative Multiply-ADD | R | FNMADD.{S D} | rd,rs1,rs2,rs3 | x10-11 | a0-1 | Caller | | | |
| | | | | | | Jump | Jump | CJ | C.J | imm | JAL | x0,imm | Sign Inject | SiGN source | R | FSGNJ.{S D} | rd,rs1,rs2 | x12-17 | a2-7 | Caller | | | |
| | | | | | | | Jump Register | CR | C.JR | rd,rs1 | JALR | x0,rs1,0 | | Negative SiGN source | R | FSGNJN.{S D} | rd,rs1,rs2 | x18-27 | s2-11 | Callee | | | |
| | | | | | | Jump & Link | J&L | CJ | C.JAL | imm | JAL | ra,imm | Xor SiGN source | R | FSGNJX.{S D} | rd,rs1,rs2 | x28-31 | t3-t6 | Caller | | | | |
| | | | | | | | Jump & Link Register | CR | C.JALR | rs1 | JALR | ra,rs1,0 | | Min/Max | MINimum | R | FMIN.{S D} | rd,rs1,rs2 | f0-7 | ft0-7 | Caller | | |
| Loads | Load Byte | I | LB | rd,rs1,imm | System | Env. BREAK | CI | C.EBREAK | | EBREAK | | MAXimum | R | FMAX.{S D} | rd,rs1,rs2 | f8-9 | fs0-1 | Callee | | | | | |
| | Load Halfword | I | LH | rd,rs1,imm | | Optional Compressed Extention: RV64C | | | | | | | Compare | compare Float = | R | FEQ.{S D} | rd,rs1,rs2 | f10-11 | fa0-1 | Caller | | | |
| | Load Byte Unsigned | I | LBU | rd,rs1,imm | | All RV32C (except C. JAL, 4 word loads, 4 word stores) plus: | | | | | | compare Float < | | R | FLT.{S D} | rd,rs1,rs2 | f12-17 | fa2-7 | Caller | | | | |
| | Load Half Unsigned | I | LHU | rd,rs1,imm | | ADD Word (C. ADDW) | | | | | | Load Doubleword (C. LD) | | compare Float ≤ | R | FLE.{S D} | rd,rs1,rs2 | f18-27 | fs2-11 | Callee | | | |
| | Load Word | I | LW | rd,rs1,imm | | ADD Imm. Word (C. ADDIW) | | | | | | Load Doubleword SP (C. LDSP) | Categorize | CLASSify type | R | FCLASS.{S D} | rd,rs1 | f28-31 | ft8-11 | Caller | | | |
| Stores | Store Byte | S | SB | rs1,rs2,imm | | | | | | | | | | | | | | | | | | | |
| | Store Halfword | S | SH | rs1,rs2,imm | | | | | | | | | | | | | | | | SUBtract Word (C. SUBW) | Store Doubleword (C. SD) | | |
| | Store Word | S | SW | rs1,rs2,imm | | | | | | | | | | | | | | | | SD | rs1,rs2,imm | Store Doubleword SP (C. SDSP) | |
| | | | | | | | | | | | | | Configure | Read Status | R | FRCSR | rd | zero | Hardwired zero | | | | |
| | | | | | | | | | | | | | | Read Rounding Mode | R | FRRM | rd | ra | Return address | | | | |
| | | | | | | | | | | | | | | Read Flags | R | FRFLAGS | rd | sp | Stack pointer | | | | |
| | | | | | | | | | | | | | | Swap Status Reg | R | FSCSR | rd,rs1 | gp | Global pointer | | | | |
| | | | | | | | | | | | | | | Swap Rounding Mode | R | FSRM | rd,rs1 | tp | Thread pointer | | | | |
| | | | | | | | | | | | | Swap Flags | R | FSFLAGS | rd,rs1 | t0-6,ft0-11 | Temporaries | | | | | | |
| | | | | | | | | | | | | Swap Rounding Mode Imm | I | FSRMI | rd,imm | s0-11,fs0-11 | Saved registers | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |