## Instructions to implement

	Base Integer Instructions: RV32I a		and RV64I		RV Privileged Instructions		Optional Multiply-Divide Instruction Extension: RVM								
<b>Category</b> Name	Fmt	RV32I Base	+ <i>RV64I</i>		<b>Category</b> Name	Fmt	RV mnemonic	Category	Name	Fmt	RV32M	(Multiply-Divide)		+RV64M	
<b>Shifts</b> Shift Left Logical	R	SLL rd,rs1,rs2	SLLW rd, rs1, rs2		<b>Trap</b> Mach-mode trap return	R	MRET	Multiply	MULtiply	R	MUL	rd,rs1,rs2	MULW	rd,rs1,r	·s2
Shift Left Log. Imm.	1	SLLI rd, rs1, shamt	SLLIW rd, rs1, shamt		Supervisor-mode trap returr	R	SRET		MULtiply Hig	ıh R	MULH	rd,rs1,rs2			
Shift Right Logical	R	SRL rd, rs1, rs2	SRLW rd,rs1,rs2		Interrupt Wait for Interrupt	R	WFI	MULtip	oly High Sign/Ui	ns R	MULHSU	rd, rs1, rs2			
Shift Right Log. Imm.	I	SRLI rd, rs1, shamt	SRLIW rd, rs1, shamt		MMU Virtual Memory FENCE	R	SFENCE.VMA rs1,rs2	. M	1ULtiply High Ui	ns R	MULHU	rd, rs1, rs2			
Shift Right Arithmetic	R	SRA rd, rs1, rs2	SRAW rd,rs1,rs2		Examples of the 60 I	RV Pse	udoinstructions	Divide	DIVide	- 1	DIV	rd, rs1, rs2	DIVW	rd, rs1, r	rs2
Shift Right Arith. Imm.	1	SRAI rd, rs1, shamt	SRAIW rd, rs1, shamt		Branch = 0 (BEQ rs, x0, imm		BEQZ rs,imm	_	DIVide Unsigne	- 1	DIVU	rd, rs1, rs2			
Arithmetic ADD	 R	ADD rd,rs1,rs2	ADDW rd,rs1,rs2		Jump (uses JAL x0,imm)	1	J imm	Remainder	_	- 1	REM	rd, rs1, rs2	REMW	rd, rs1, r	·s2
ADD Immediate	1	ADDI rd,rs1,imm	ADDIW rd, rs1, imm		MoVe (uses ADDI rd,rs,0)	1 -	MV rd,rs		lainder Unsigne	1	REMU	rd, rs1, rs2	REMUW	rd, rs1, r	
SUBtract	R	SUB rd, rs1, rs2	SUBW rd,rs1,rs2		RETurn (uses JALR x0, 0, ra	ī	RET	- NEW	idirider erisigin			nic Instruction Exter		· · ·	
Load Upper Imm	U	LUI rd,imm		ompre	ssed (16-bit) Instruction Ext	nsion		Category	Name	Fmt	-	B2A (Atomic)	1	+RV64A	
Add Upper Imm to PC	U	AUIPC rd, imm	Category Name	Fmt	RVC		RISC-V equivalent		oad Reserved		LR.W	rd, rs1	LR.D	rd, rs1	
Logical XOR	0 R	XOR rd, rs1, rs2	Loads Load Word		C.LW rd',rs1',imm	T 147	rd',rs1',imm*4	_	e Conditional		SC.W	rd, rs1, rs2	SC.D	rd, rs1, r	
-	ĸ	XORI rd, rs1, imm		CL	C.LWSP rd, imm	LW				_	AMOSWAP.W	rd, rs1, rs2	AMOSWAP.D	rd, rs1, r	
XOR Immediate	1		Load Word SP	CI			rd, sp, imm*4	Swap	SWAP				<b>+</b>		
OR	R	OR rd,rs1,rs2	Float Load Word SP	CL	C.FLW rd',rs1',imm	FLW	rd',rs1',imm*8	Add	ADD		AMOADD.W	rd, rs1, rs2	AMOADD.D	rd, rs1, r	
OR Immediate	<u> </u>	ORI rd, rs1, imm	Float Load Word	CI	C.FLWSP rd,imm	FLW	rd, sp, imm*8	Logical	XOR	- 1	AMOXOR.W	rd, rs1, rs2	AMOXOR.D	rd, rs1, r	
AND Immediate	R	AND rd,rs1,rs2 ANDI rd,rs1,imm	Float Load Double	~-	C.FLD rd',rs1',imm C.FLDSP rd,imm	FLD FLD	rd',rs1',imm*16 rd,sp,imm*16			- 1	AMOAND.W AMOOR.W	rd,rs1,rs2 rd,rs1,rs2	AMOAND.D AMOOR.D	rd,rs1,r rd,rs1,r	
AND Immediate	<u> </u>		Float Load Double SP	_		CM E TID		NAim /NA					-		
Compare Set < Set < Immediate	R	SLT rd,rs1,rs2 SLTI rd,rs1,imm	Stores Store Word Store Word SP	CS CSS	C.SW rs1',rs2',imm C.SWSP rs2,imm	SW	rs1',rs2',imm*4 rs2,sp,imm*4	Min/Max	MINimum MAXimu	1 .,	AMOMIN.W AMOMAX.W	rd,rs1,rs2 rd,rs1,rs2	AMOMIN.D AMOMAX.D	rd, rs1, r rd, rs1, r	
Set < Immediate Set < Unsigned	ı R	SLTU rd, rs1, rs2	Float Store Word	CSS	C.FSW rs1',rs2',imm	FSW	rs1',rs2',imm*8	NATE	WAXIIIU Nimum Unsigne	1		rd, rs1, rs2	AMOMINU.D	rd, rs1, r	
Set < Imm Unsigned	I.	SLTIU rd, rs1, imm		CSS	C.FSWSP rs2,imm	FSW	rs2, sp, imm*8		Ximum Unsigne			rd, rs1, rs2	AMOMAXU.D	rd, rs1, r	
Branches Branch =	<u>·</u> В	BEQ rs1,rs2,imm	Float Store Double	CS	C.FSD rs1',rs2',imm	FSD	rs1',rs2',imm*16	1417 (				Point Instruction Ex			
Branch =/	В	BNE rs1,rs2,imm	Float Store Double SP	CSS	C.FSDSP rs2,imm	FSD	rs2,sp,imm*16	Category	Name	Emt		D} (SP,DP Fl. Pt.)		+RV64{F D}	
	В	BLT rs1, rs2, imm	Arithmetic ADD	CR	C.ADD rd,rs1	ADD	rd, rd, rs1		ove from Integer	P	FMV.W.X	rd, rs1	FMV.D.X	rd, rs1	
Branch < Branch ≥	В	BGE rs1, rs2, imm	ADD Immediate	CI	C.ADDI rd, imm	ADDI	rd,rd,imm	NIOVE MO	Move to Integer		FMV.X.W	rd,rs1	FMV.X.D	rd, rs1	
Branch < Unsigned	В	BLTU rs1, rs2, imm	ADD SP Imm * 16	CI	C.ADDI16SP x0,imm	ADDI		Convert Cor	nVerT from Int		FCVT.S.W r			.L rd,rs1	
Branch ≥ Unsigned	В	BGEU rs1, rs2, imm		CIW	C.ADDI4SPN rd',imm	ADDI	= =				FCVT.S.WU r			.LU rd,rs1	
Jump & Link J&L	1	JAL rd,imm	SUB	CR	C.SUB rd,rs1	SUB	rd, rd, rs1	Conversi			FCVT.W.S r			D} rd,rs1	
Jump & Link Register	J	JALR rd, rs1, imm	AND	CR	C.AND rd,rs1	AND	rd, rd, rs1	ConVer			FCVT.WU.S r			S D} rd,rs1	
Synch Synch thread	<u>'</u> I	FENCE	AND Immediate	CI	C.ANDI rd,imm	ANDI	rd, rd, imm	Load	Load	u K	FLW ro	d,rs1,imm		Illing Conventi	on
Synch Instr & Data		FENCE.I	OR	_	C.OR rd,rs1	OR	rd, rd, rs1	Store	Store	+ -		s1,rs2,imm	Register	ABI Name	+
Environment CALL	<u> </u>	ECALL ECALL	<del>- </del>	CR	C.XOR rd,rs1	AND		Arithmetic		_		d, rs1, rs2			Saver
	1	EBREAK	eXclusive OR	CR	C.MV rd,rs1	ADD	rd,rd,rs1 rd,rs1,x0	Arithmetic		- 1		d,rs1,rs2	x0	zero	 Caller
BREAK	Į.	LDREAR	MoVe Load Immediate	CR CI	C.LI rd, imm	ADDI	rd, x0, imm			- 1		l,rs1,rs2	x1 x2	ra sp	Callee
Control Status Regist	er (CSR)		Load Upper Imm	CI	C.LUI rd, imm	LUI	rd, imm					d, rs1, rs2	x3	gp	
Read/Write		CSRRW rd,csr,rs1	Shifts Shift Left Imm	CI	C.SLLI rd,imm	SLLI				- 1	FSQRT.{S D}		x4	tp	
Read & Set Bit	' '	CSRRS rd, csr, rs1	Shift Right Ari. Imm.	CI	C.SRAI rd,imm	SRAI	rd, rd, imm	Mul-Add	Multiply-ADD		FMADD. {S D}		4	t0-2	Caller
Read & Clear Bit	! !	CSRRC rd, csr, rs1	Shift Right Log. Imm.	CI	C.SRLI rd, imm	SRLI			, ,		FMSUB. {S D}			s0/fp	Callee
Read/Write Imm		CSRRWI rd, csr, imm	Branches Branch=0	CB	C.BEQZ rs1',imm	BEQ	rs1',x0,imm	_	Multiply-SUBtra	_ I		)} rd,rs1,rs2,rs3	II .	s1	Callee
Read & Set Bit Imm		CSRRSI rd, csr, imm	Branch≠0	СВ	C.BNEZ rs1',imm	BNE	rs1',x0,imm	_	tive Multiply-AD	- 1		)} rd,rs1,rs2,rs3	x10-11	a0-1	Caller
Read & Clear Bit Imm		CSRRCI rd, csr, imm	Jump Jump	CJ	C.J imm	JAL	x0,imm	Sign Inject				rd, rs1, rs2	x12-17	a2-7	Caller
Redu & Cicai Bit IIIIII	<b>!</b>	0011101 10, 001, 11111	Jump Register	CR	C.JR rd,rs1	JALR		, ,		1		)} rd,rs1,rs2	x18-27	s2-11	Callee
			Jump & Link J&L	CJ	C.JAL imm	JAL	ra,imm			- 1		)} rd,rs1,rs2	x28-31	t3-t6	Caller
<b>Loads</b> Load Byte	1	LB rd,rs1,imm	<b>-</b>		C.JALR rs1		ra, rs1, 0	Min/Max	MINimum	_	FMIN. {S D}	rd, rs1, rs2	f0-7	ft0-7	
1 1	1		Jump & Link Register	CR	C.EBREAK	EBREA		IVIIII/ IVIAX		- 1	FMIN. $\{S \mid D\}$ FMAX. $\{S \mid D\}$	rd, rs1, rs2	f8-9	fs0-1	Caller
Load Halfword	l ,	LH rd,rs1,imm LBU rd,rs1,imm	System Env. BREAK	CI				Compress					4		Callee
Load Byte Unsigned	1		+RV64I LWU rd,rs1,imm		Optional Compress			<u> </u>	mpare Float =	- 1	FEQ. {S   D}	rd, rs1, rs2	f10-11	fa0-1	Caller
Load Half Unsigned	l	LHU rd, rs1, imm	· · · ·		All RV32C (except C . JAL, 4 w		• •		compare Float	- 1	FLT.{S D}	rd, rs1, rs2	f12-17	fa2-7	Caller
Load Word	<u> </u>	LW rd,rs1,imm	LD rd,rs1,imm		ADD Word (C.ADDW)		oad Doubleword (C.LD)		compare Float	- 1	FLE. {S   D}	rd, rs1, rs2	f18-27	fs2-11	Callee
Stores Store Byte	S	SB rs1,rs2,imm			ADD Imm. Word (C.ADDIW)		d Doubleword SP (C.LDSP)	Categorize			FCLASS. {S   D		f28-31	ft8-11	Caller
Store Halfword	S	SH rs1,rs2,imm			SUBtract Word (C . SUBW)		core Doubleword (C.SD)				FRCSR	rd	zero Hardwired zero		
Store Word	S	SW rs1,rs2,imm	SD rs1,rs2,imm			Store	e Doubleword SP (C.SDSP)	Read	d Rounding Mod			rd	ra	Return addres	S
											FRFLAGS	rd	sp	Stack pointer	
_									Swap Status Re	- 1		rd,rs1	gp	Global pointer	ll l
		Grade 3						Swap	Rounding Mod			rd, rs1	tp	Thread pointe	r 📗
		Grade 4							Swap Flag	gs R	FSFLAGS	rd, rs1	t0-6,ft0-1	1 Temporaries	
		Crado E	Note that only single-precision												
		Grade 5	floating point operations should be implemented for Grade 5!					Swap Roui	nding Mode Im	m I	FSRMI	rd,imm	\$0-11,fs0-1		s
		•	, , , , , , , , , , , , , , , , , , , ,					1 1	<b>J</b>	1 '	I		п	, ,	II