

# Introduction to Assembly Language

ECE 3140/CS 3420 — EMBEDDED SYSTEMS

© 2016 José F. Martínez. Unauthorized distribution prohibited.

# What is assembly language?

- **Assembly code:** Human-readable, quasi-isomorphic translation of machine code
  - Ok, but what is machine code?
- Machine code: Binary-encoded instructions describing a program
  - Directly executable by the processor




Intro to Assembly Language

ECE 3140/ CS 3420 — EMBEDDED SYSTEM

## Machine code example (made up)

- Processor:
  - Fetches next instruction from program
  - Decodes instruction
  - Executes according to instruction
  - Rinse and repeat





Intro to Assembly Language

ECE 3140/ CS 3420 — EMBEDDED SYSTEMS

Machine code example (made up)


#### Assume:

- 16 different instructions
- 8 registers to store data (also PC, Z)
- Destination register is also source operand


#### Processor:

- Fetches next instruction from memory
- Decodes instruction
- Executes according to instruction
- Rinse and repeat





$$R[dst] \leftarrow R[src1] - R[src2];$$
  
 $Z \leftarrow R[dst] == 0; PC \leftarrow PC+1$   
op offset



 $PC \leftarrow Z$ ? PC+1: PC+offset



Intro to Assembly Language


ECE 3140/ CS 3420 — EMBEDDED SYSTEM

Update register with subtraction: used later for comparison

dependency of src1 with dst dst is always updated, hence so is src 1 on the future

# Assembly equivalent (made up)

- Assume:
  - 16 different instructions
  - 8 registers to store data (also PC, Z)
  - Destination register is also source operand
- Processor:
  - Fetches next instruction from memory
  - Decodes instruction
  - Executes according to instruction
  - Rinse and repeat



ор	src1/dst	src2
SUB	2	4

$$R2 \leftarrow R2-R4; Z \leftarrow R2 == 0; PC \leftarrow PC+1$$



 $PC \leftarrow Z ? PC+1 : PC-1$ 

(1)

Intro to Assembly Language

CE 3140/ CS 3420 — EMBEDDED SYSTEM

## Who programs in assembly?

- Nowadays, mostly people that enjoy pain and suffering
  - Ok, some low-level tasks best in assembly
- ■ECE 3140/CS 3420 students (for a few weeks at least)
- •Compilers/interpreters *extremely good* at generating fast machine code from high-level languages
  - Tendency for bloated executables (e.g., libraries) -
  - Not always fastest (e.g., critical code block)



iDown load

(B)

Intro to Assembly Language

CE 3140/ CS 3420 — EMBEDDED SYSTEM

## So why study assembly?

#### •Understand hardware-software interface

- What functionality does the hardware provide?
- How are high-level language constructs supported?
  - Subroutines, recursion
- How are system services provided?
  - Dynamic allocation of variables
  - Interaction with I/O devices
- Multitasking
- Build "bare-metal" (embedded) systems
  - Minimize code bloat; speed up critical code blocks



Intro to Assembly Language

ECE 3140/ CS 3420 — EMBEDDED SYSTEM

instructions provided by hardware to write a program

# Instruction Set Architecture (ISA)


#### Contract between hardware and software


- Hardware free to implement it in different ways
- ... as long as software can't tell the difference!
- Improvements across processor generations
- Design choices across product families (e.g., high-performance vs. low-energy)
- High-performance trickery (e.g., out-of-order execution)
- Software free to use any syntax
- ... as long as it can be translated into working assembly program!



Intro to Assembly Language

ECE 3140/ CS 3420 — EMBEDDED SYSTEM






#### ARM Cortex-Marchitecture

- ■32-bit datapath (operands and results)
- ■32-bit addressing space (memory size)
- ■Thumb ISA (vs. ARM ISA in Cortex-Ax)
  - Most instructions 16-bit encoding for compactness
  - Some instructions 32 bits to encode additional functionality
- Different products: M0, M0+, M3, M4, M7
  - "Core" ISA is the same; extensions for functionality
- ■ARM is *fabless*: License IP, implementation up to customer

Intro to Assembly Language

ECE 3140/ CS 3420 — EMBEDDED SYSTEMS



## Instruction set summary

Instruction Type	Instructions
Move	MOV
Load/Store	LDR, LDRB, LDRH, LDRSH, LDRSB, LDM, STR, STRB, STRH, STM
Add, Subtract, Multiply	ADD, ADDS, ADCS, ADR, SUB, SUBS, SBCS, RSBS, MULS
Compare	CMP, CMN
Logical	ANDS, EORS, ORRS, BICS, MVNS, TST
Shift and Rotate	LSLS, LSRS, ASRS, RORS
Stack	PUSH, POP
Conditional branch	IT, B, BL, B{cond}, BX, BLX
Extend	SXTH, SXTB, UXTH, UXTB
Reverse	REV, REV16, REVSH
Processor State	SVC, CPSID, CPSIE, SETEND, BKPT
No Operation	NOP
Hint	SEV, WFE, WFI, YIELD
	ARM

(1)

Intro to Assembly Language

CE 3140/ CS 3420 — EMBEDDED SYSTEM

.

## Instruction format

- General format: op <dst> <src1> <src2>
  - There may be fewer source operands and/or no destination
  - Operands may be registers, or (sometimes) immediate constants
- ■Some examples:
  - SUB R7,R2,R4 ("subtract")
    - R7 ← R2-R4
  - SUBS R2,R2,#3 ("subtract and update status flags")
  - R2  $\leftarrow$  R2-3; update status flags (SUBS vs. SUB) according to result (will cover shortly)

**(B)** 

Intro to Assembly Language

ECE 3140/ CS 3420 — EMBEDDED SYSTEM

#### Instruction format

- General format: op <dst> <src1> <src2>
  - There may be fewer source operands and/or no destination
  - Operands may be registers, or (sometimes) immediate constants
- Some more examples:
  - CMP R2,R4 ("compare")
    - Update status flags (will cover shortly) according to result of R2–R4; drop result
  - BNE <label> ("branch if not equal")
    - Jump (branch) to instruction at position <label> in the program if status flag Z ≠ 0
    - Operand actually encoded as offset from current position in the program



Intro to Assembly Language

ECE 3140/ CS 3420 — EMBEDDED SYSTEMS

.

#### Operands

- General-purpose registers
  - R0-R7 "low registers," accessible by all instructions
  - R8-12 "high registers," not accessible by many 16-bit instructions
  - R13-15 reserved for special purposes (will cover shortly)
    - R15 = "program counter" (PC); R14 = "link register" (LR); R13 = "stack pointer" (SP).
    - Write to at your own peril!
- Immediate values
  - Encoded within the instruction format
- •Memory locations (will cover shortly)



Intro to Assembly Language

ECE 3140/ CS 3420 — EMBEDDED SYSTEM

## Instruction encoding

- ■32-bit instruction if bits [15:11] of the first half-word are 0x1d-f
  - Otherwise, 16-bit instruction
- Opcodes must be unambiguous
  - First few bits tell decoder what to expect in the rest of the instruction

opcode	


Table A5-1 shows the allocation of 16-bit instruction encodings

#### Table A5-1 16-bit Thumb instruction encoding

opcode	Instruction or instruction class	
00xxxx	Shift (immediate), add, subtract, move, and compare on page A5-6	
010000	Data processing on page A5-7	
010001	Special data instructions and branch and exchange on page A5-8	
01001x	Load from Literal Pool, see LDR (literal) on page A6-90	
0101xx	Load/store single data item on page A5-9	
011xxx		
100xxx		
10100x	Generate PC-relative address, see ADR on page A6-30	
10101x	Generate SP-relative address, see ADD (SP plus immediate) on page A6-26	
1011xx	Miscellaneous 16-bit instructions on page A5-10	
11000x	Store multiple registers, see STM / STMIA / STMEA on page A6-218	
11001x	Load multiple registers, see LDM / LDMIA / LDMFD on page A6-84	
1101xx	Conditional branch, and supervisor call on page A5-12	
11100x	Unconditional Branch, see B on page A6-40	
	ARM	

ECE 3140/ CS 3420 — EMBEDDED SYSTEMS

#### 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 1 1 1 1 0 i 0 1 1 0 1 S Rn 0 imm3 Example: **sub** (immediate) **Encoding T1** All versions of the Thumb ISA. 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 | Rn | 0 | imm3 | Rd | imm8 SUBS <Rd>,<Rn>,#<imm3> Outside IT block. SUB<c> <Rd>,<Rn>,#<imm3> Inside IT block. 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 1 1 1 1 imm3 ARM d = UInt(Rd); n = UInt(Rn); setflags = !InITBlock(); imm32 = ZeroExtend(imm3, 32); **Encoding T2** All versions of the Thumb ISA. SUBS <Rdn>,#<imm8> Outside IT block. SUB<c> <Rdn>,#<imm8> Inside IT block. 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 1 1 1 d = UInt(Rdn); n = UInt(Rdn); setflags = !InITBlock(); imm32 = ZeroExtend(imm8, 32);



depends on how you access data the data by itself tells you nothing, the program is what gives meaning Is number signed/unsigned, string? -> program dictates choice

Ex. Little endian: word 0xad de read short if address was at a: ef be

two byte can only read even (can't read 0xad- can't access half words with an odd address)

Can read each individual bytes (ef,be,ad,de) All Legal:

All Legal.

Oxadde, Oxefbe, Oxde, Oxed, Oxbe, Oxef

## Load/store operations

- ARM is a load-store architecture
  - Memory values can only be accessed through load/store instructions
  - All data processing takes place in registers
  - Dramatically reduces complexity of ISA and implementation
- ■LDR <Rt>, <address>: load (32-bit) word in M[address] into Rt
- STR <Rt>, <address>: store Rt's (32-bit) content into M[address]
- Other opcodes for half-word, byte, etc.

Memory: must load into register and operate Write: write from register back to memory

Memory: only can use LD and STR

\*\*Simpler ISA: faster, cheaper, BUT need more instructions to carry out same task

BUT total size is still about the same/managable

— EMBEDDED SYSTEMS

## Loading sub-word data sizes

- ■How to load half-word/byte data into (32-bit) register?
  - Unsigned: Pad with zeroes—e.g.,  $0x82(130) \rightarrow 0x00000082$
  - Signed: Sign extension—e.g., 0x82 (-126) → 0xffffff82

	Signed	Unsigned
Byte	LDRSB	LDRB
Half-word	LDRSH	LDRH

■Can also sign-extend sub-word value already in a register:

	Signed	Unsigned
Byte	SXTB	UXTB
Half-word	SXTH	UXTH
		ARM

Intro to Assembly Language

ECE 3140/ CS 3420 — EMBEDDED SYSTEMS

٠.

#### Addressing modes

- Addressing modes: Calculate effective address on the fly
  - ullet Few modes  $\Longrightarrow$  simpler ISA and implementation

[R7,0] -> [R7,4] OR [R7, -4] (4B)

- [<Rn>,<offset>]: effective address is <Rn>+<offset>
  - <Rn> is the "base register;" it can be R0-7, PC, or SP
  - <offset> can be immediate constant or another register <Rm>
- [<Rn>], <offset>: Use base register as effective address, then update base register with newly calculated address ("post-update") post update: use Rn as address, calculate next address and put in register



Intro to Assembly Language

ECE 3140/ CS 3420 — EMBEDDED SYSTEM

2:

will not program in x,y coordinates will just use single additions off of base offsets

#### Condition codes

- Special APSR register holds four one-bit condition codes
  - Application Program Status Register
  - N: Result of last status-updating instruction was Negative
  - Z: Result of last status-updating instruction was Zero
  - C: Last status-updating instruction produced Carry
  - V: Last status-updating instruction produced oVerflow
- "S" suffix indicates ALU instruction updates APSR
  - E.g., SUB vs. SUBS, ADC vs. ADCS, etc.
  - Compare instructions <u>always</u> update APSR (obviously)

compare and compare negative (CMP, CMN)



Intro to Assembly Language

ECE 3140/ CS 3420 — EMBEDDED SYSTEMS

-

#### Pseudo-instructions

- Assembly-like syntax, but emulated
  - Another instruction can accomplish the same
  - Small block of code (less frequent)
- Part of the ISA specification; sometimes assembler-specific
- Example: LDR <Rt>,<immediate>
  - If <immediate> representable with 8 bits, use MOV <Rt>,<immediate>
  - Otherwise (one possible solution):
  - Place <immediate> in program's literal pool (well-known memory block)
  - $\blacksquare$  Use LDR <Rt>, [PC, <offset>] where <offset> indicates position of literal relative to current PC



Intro to Assembly Language

ECE 3140/ CS 3420 — EMBEDDED SYSTEM