Presentation (in froglish) ■ 3 hours long ■ 1 pause

You'll have my slides

Evaluation

Code generation for Embedded

Systems Henri-Pierre.Charles@cea.fr

Henri-Pierre Charles

CEA/DRT/LIST/LIALP / Grenoble

OK? Questions?

26 November 2014

Deal?

leti & li/t Introduction / Architecture Introduction Questions

■ Multiple choices questions (positive & negative counting

Questions (during the talk, after by mail)

■ Due in X weeks $(X \approx 2)$

leti & li/t

Introduction Abstract

C22 tech

Code Generation for Embedded Systems

Questions

- How many processors you have?
 - Now, in the class?
 - In your room?

Unfinished list of anwsers

In your:

- Laptop (easy)

Code generation for Embedded Systems | DACLE Division | 26 November 2014 |

Unfinished list of anwsers

■ Phone (How many

■ Laptop (easy)

processors?) DSL box

leti & li/1

ntroduction Question

and present notions and vocabulary used in the talk.

leti & li/1

Questions

have?

In your:

I'll present in this talk different ways to generate binary code for

LLLVM and many other possibilities, dynamically (during the code execution) or not using Just In Time compiler (JIT) in differents contexts. We will also see how execute code and use tools in order to mesure metrics needed on modern platforms : speed, memory footprint, energy. The talk will begin by presenting processors used in embedded systems

embedded systems: How to use a classical static compiler such as gcc or

Introduction Questions

Questions

- How many processors you have?
 - Now, in the class?
 - In your room?

Unfinished list of anwsers

In your:

- Laptop (easy)
- Phone (How many processors?)

ation for Embedded Systems | DACLE Division | 26 November 2014 | 4

leti & List

Introduction Questions

leti & li/1

Introduction / Architecture Introduction Questions

Introduction / Architecture

■ How many processors you

■ Now, in the class?

■ In your room?

Questions

- How many processors you have?
 - Now, in the class?
 - In your room?

Unfinished list of anwsers

In your:

- Laptop (easy)
- Phone (How many processors?)
- DSL box
- lacksquare Car / bike / bus / tram

- Code generation for Embedded Systems | DACLE Division | 26 November 2014 | 4

Questions

- How many processors you have?
 - Now, in the class?
 - In your room?

Unfinished list of anwsers

ation for Embedded Systems | DACLE Division | 26 November 2014 | 4

In your:

- Laptop (easy)
- Phone (How many processors?)
- DSL box
- Car / bike / bus / tram
- Wall clock

- Code generation for Embedded Systems | DACLE Division | 26 November 2014 | 4

Questions

- How many processors you have?
 - Now, in the class?
 - In your room?

Unfinished list of anwsers

In your :

- Laptop (easy)
- Phone (How many processors?)
- DSL box
- Car / bike / bus / tram
- Wall clock
- Watch

eration for Embedded Systems | DACLE Division | 26 November 2014 | 4

Questions

- How many processors you have?
 - Now, in the class?
 - In your room?

Unfinished list of anwsers

In your:

- Laptop (easy)
- Phone (How many processors?)
- DSL box
- Car / bike / bus / tram
- Wall clock
- Watch
- USB key (yes USB disk stick)

Code generation for Embedded Systems | DACLE Division | 26 November 2014 | 4

leti & li/1

Introduction / Architecture Introduction Questions

Introduction / Architecture Introduction Intro

leti & li/1

Questions

- How many processors you
 - Now, in the class?
 - In your room?

Unfinished list of anwsers

In your:

- Laptop (easy)
- Phone (How many processors?)
- DSL box
- Car / bike / bus / tram
- Wall clock
- Watch
- USB key (yes USB disk stick)
- **.**./..

Code generation for Embedded Systems | DACLE Division | 26 November 2014 | 4

Compilation

- Parsing
- Program analysis
- Program transformation
- Compiler or program optimization
- Code generation

W:Compiler construction

Architectures ■ X86

More interesting

- Dynamic compilation
- Run-time optimizations Data dependant optim.
- Hardware optimization
- Energy
- **.**./..

Interesting arch.

- \blacksquare ARM / MIPS / μ control
- GPU / MALI /
- **.**./..

Illustration

Code generation for Embedded Systems | DACLE Division | 26 November 2014 | 5

leti & li/t

Texas Msp430

Illustration

leti & li/t

Introduction Raspberry

Building block for embedded system Arch Overview

Texas Microcontroller

Characteristics:

- 8 to 24 MHz
- 512 to 1024 bytes of ram
- Bare metal
- 1.75\$ to 2.45\$ Cross compile To be defined



neration for Embedded Systems | DACLE Division | 26 November 2014 | 6

Raspberry

Characteristics:

- ARM1176JZF-S (ARMv6) 700MHz
- RAM: 256 Mo

Building block for geek Web site


- 2 video out; audio in/out
- SDCARD mem; 1 Port USB 2.0;
- 300 mA
- Full OS: linux, BSD, ...
- **20**\$

leti&li/1

ARM big.LITTLE

leti & Li/t Introduction / Architecture

Nvidia Four Plus One




LITTLE

ARM: "more than 30 billion processors sold with more than 16M sold every day ARM" (Nov 2013) http:

//www.arm.com/products/ processors/index.php

- 4 big processors + 4 little
- Same ISA, To be defined
- (even for vector operation)

 Low latencie switch big.LITTLE notion




- System level selection
- Same ISA Usage
- Scenarios ■ + Nvidia
- GPU



■ STM32 microcontroller / ARM Cortex-M

- RAM 255 KB max
- Flash 2048 KB max
- Sensors (temperature, etc)
- IPV6 connectiviy

Power from light (even light bulbs)



leti & li/t

Rappels Nexus4

Code generation for Embedded Systems | DACLE Division | 26 November 2014 | 10

leti & li/t

Code generation for Embedded Systems | DACLE Division | 26 November 2014 | 11

Introduction / Architecture

Introduction / Architecture Rappels Nexus4Compil

Face

- (red) Toshiba THGBM5G6A2JBA1R 8GB Flash
 (orange) SlimPort ANX7808 SlimPort Transmitter (HDMI output converter)
 (yellow) Invensense MPU-6050 Six-Axis (Gyro + Accelerometer)
- (green) Qualcomm WTR1605L Seven-Band 4G LTE chip
 (blue) Avago ACPM-7251 Quad-Band GSM/EDGE and Dual-Band
 UMTS Powe Amplifier
 (violet) SS2908001
 (black) Avago 3012 Ultra Low-Noise GNSS Front-End Module

leti & li/t

- Samsung K3PE0E00A 2GB RAM. We suspect the Snapdragon S4 Pro
 1.5 GHz CPU lies underneath.

 Qualcomm MDM9215M 4G GSM/CDMA modem

 Qualcomm PM8921 Power Management

 Broadcom 20793S NFC Controller

- Avago A5702, A5704, A5505 Qualcomm WCD9310 audio codec Qualcomm PM8821 Power Management



Application SDK :

- Java programming language
- Dalvik virtual machine
- Android Market / Google controled
- Native compilation
 - Modem stack
 - Native code
 - Cross compiler
 - Closed source
 - System stack mostly opensource Cyanogenmod build
 - Virtual machine Cyanogenmod
 - Building from source

http://www.ifixit.com/Teardown/Nexus+4+Teardown/11781

Code generation for Embedded Systems | DACLE Division | 26 November 2014 | 12 Code generation for Embedded Systems | DACLE Division | 26 November 2014 | 13 Introduction / Architecture

Introduction: What's new in a processor?

Intro Multimedia SAD

USADA8 : not a "simple instruction" Extract from an ARM databook Unsigned Sum of Absolute Differences and Accumulate performs four unsigned 8-bit subtractions, and adds the absolute values of the differences to a 32-bit accumulate operand. Encoding T1 ARMv6T2, ARMv7 if Ra == '1111' then SEE USAD8;
d = UInt(Rd); n = UInt(Rn); m = UInt(Rm); a == UInt(Ra);
if BadReg(d) || BadReg(n) || BadReg(m) || BadReg(a) then UMPREDICTABLE; $\begin{array}{ll} \textbf{Encoding A1} & ARMv6*, ARMv7 \\ \textbf{USADA8<<<> <Rd>>, <Rn>, <Rm>, <Ra> } \end{array}$ 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 6 cond 0 1 1 1 1 1 0 0 0 Rd Ra Ra Rm 0 0 0 0 1 Rn if Ra == '1111' then SEE USAD8;
d = UInt(Rd); n = UInt(Rn); m = UInt(Rm); a == UInt(Ra);
if d == 15 || n == 15 || m == 15 || a == 15 then UNPREDICTABLE;

Illustration Video Compress

leti & li/1

The "Titanic" effect

leti & li/1

Vocabulary / Notions Rappels Asm Language Classification / Addresses

Data set modify performance application during run-time :



Using a FreeBOX (ADSL Modem and TV/IP broadcasting), my home computer (Intel Celeron 1.70GHz) play correctly France3 (which use MPEG TS video format) but cannot play RTL9 (X264 video format) (2008 experiment)

Definition

■ 0 address : all operators are implicit bytecode java (Java bytecode,

■ 1 address : A add (other operand implicits)

■ 2 address : A += B (x86)

 \blacksquare 3 address : A = B + C (itanium)

 \blacksquare 4 address : A = B * C + D (power)

Compromise

- Code compacity, expressiveness
- "Simplicity" / efficiency

Rappels ARM Rappels X86

One of the older architecture

■ 78 Intel 8086 : 16 bits

■ 82 Intel 80286 : 16 bits + MMU

■ 85 Intel 386 : 32 bits

http://www.intel.com

http://en.wikipedia.org/wiki/X86_architecture

http://www.x86-guide.com/

Only specialized register

■ Stack machine : why?

■ 2 addresses instructions : DEST <- DEST op SRC : why?

What is the instruction PSADBW



The "multi ISA" processor

multimedia instruction set : NEON

■ 32 bits / 3 adresses (Ratio 2.6 = 32/12)

■ 16 bits / 2 adresses Thumb (Ratio 2.6 = 16/6)

/ 0 adresses Jazelle

Programming model (what USAD8?)

Registers number depend on the programming model

parameter passaging depend on instruction set :

Code generation for Embedded Systems PARE Division of the November 2014 | 19

eration for Embedded Systems | DACLE Division | 26 November 2014 | 18 leti & li/t leti & li/t MPSoC : Multiprocessor System on Chip Rappels ISA

http://en.wikipedia.org/wiki/System_on_a_chip

One single chip which contains

- IP blocks (Intellectual property). What's this?
 - FFT / Turbo code / ../..
- Processors
- Memory

Why?

- IP : Save energy
- Same chip : Save energy, ease integration
- Memory on chip : Save energy
- Multiple processors : parallelism to ... save energy

Instruction Set Architecture

- Lowest programming Level model : assembly language
- Allow to use processor full capacity
 - Special instructions (multimedia, vectors)
 - Strange memory access
- Binary representation
- Register access

What is the "instruction execution algorithm"? Is the assembly language still used?

leti & li/t	Code generation for Embedded Systems DACLE Division 26 November 2014 20 o CEA. All rights reserved			leti & li/t	Code generation for Embedded Systems DACLE Division 26 November 2014 21		
Introduction / Architecture	Vocabulary / Notions	Optimization / Simulation 0000000000000	Dynamic Code Generation 00000000000	Introduction / Architecture 000000000000000	Vocabulary / Notions	Optimization / Simulation 000000000000	Dynamic Code Generation 00000000000
Vocabulaire : Cycle par seconds / Flops			Vocabulaire Peak / Sustained				

Units

Mips Million operation per second

Flops Floating point operation per second

http://www.top500.org

Flops/Watt Floating point operation per watt per second

http://www.green500.org

IPC: Instructions per Cycle

Notions

Peak performance: maximal theoretical performance, assuming no

Sustain performance: real acheived performance, on a real benchmark

How to mesure

- Analytique (wall clock)
- Instrumentation
 - "Portable" (gettimeofday())
 - Hardware (hardware performance counter)

Cost

Vocabulaire Lois

- What is the percentage you're ready to lose? 90% 95%?
- How many are you ready to pay (time, money) to minimise this loss?

http://www.top500.org

Code generation for Embedded Systems | DACLE Division | 26 November 2014 | 22 leti & li/t leti & li/t Vocabulary / Notions

Notion

Vocabulaire Speedup

Speedup $S = 100 * \frac{T_{seq}}{T_{opt}}$

Can be between

- 1 and N processor
- 1 and vectorized
- non optimized versus optimized version

Mesure Quality what are the execution conditions : data set, computer workload, reproducibly, ...


Computer science has to use "human science" tools & methodology

- Moore http://en.wikipedia.org/wiki/Moore's_law
- Amdahl http://en.wikipedia.org/wiki/Amdahl's_law
- Memory bound http://en.wikipedia.org/wiki/IO_bound
- CPU bound http://en.wikipedia.org/wiki/CPU_bound


Vocabulaire Amdahl Amdahl2

Argumentation

The speedup of a program using multiple processors in parallel computing is limited by the sequential fraction of the program. For example, if 95% of the program can be parallelized, the theoretical maximum speedup using parallel computing would be 20x as shown in the diagram, no matter how many processors are used.



Assume that a task has two independent parts, A and B. B takes roughly 25% of the time of the whole computation. By working very hard, one may be able to make this part 5 times faster, but this only reduces the time for the whole computation by a little. In contrast, one may need to perform less work to make part A be twice as fast. This will make the computation much faster than by optimizing part B, even though B's speed-up is greater by ratio, (5x versus 2x)



eti & li/1


Rappels Static Compilation chair

Les "temps" de compilation

What are speed variation for this program :

```
for (i= 0; i < N; ++i)
  ₹
    int j;
    dest[i] = 0;
    for (j = 0; j < N; ++j)
      dest[i] += src[j] * m[i][j];
```

Compiler, data size, target processor, available parallelism, data type, memory location, operating system, ...



leti & li/1

leti & li/1 Rappels ChaineCompil Tools


Static compilation (on C language): Preprocessor (all # stuff : rewriting) cc -E Compilation (from C to textual assembly) cc -S 3 Assembly (from textual asm to binary asm) cc -c 4 Executable (binary + dynamic library) (Use gcc -v to see all the steps) Don't stop at static time (Operating system + processor): 1 Load in memory, dynamic linking 2 Branch resolution 3 Cache warmup

Usefull tools / command line Preprocessor сс -Е Compiler cc -S Assembler cc -c ■ Static Executable СС Desassembly objdump -d Used librairy ldd Used Function name nm

leti & li/1 leti & li/1 Compilation Chain : Profile Rappels Compilation Chain Debug

Debug Add debuging information cc -g ■ Name and variable address Line numbers ■ Could optimize but line number less usefull Add backtrack information ■ Profiling information ■ Stack manipulation Use gdb





```
gcc Gnu C compiler http://gcc.gnu.org/
 llvm/clang http://llvm.org/
    open64 http://www.open64.net
       sdcc Small device C compiler http://sdcc.sourceforge.net
        tcc Tiny C Compiler http://bellard.org/tcc/
        icc Intel C compiler x86 / Itanium
       xlcc IBM compiler power / powerpc
oracle solaris sparc / x86
```

Basic optimizations. How to

- Loop unrolling
- Cache reusing
- Vectorization
- What are the effects on :
 - caches
 - compiler
 - speed

leti & li/t

leti & li/t

Rappels CSE Principe

Optimization / Simulation

Rappels LoopUnrollingPrincipe

Common Sub Expression Elimination

- Remove common sub expression
- Store intermediate value
- Reuse in the next expressions
- Even invisible one (adress computation)

Illustration

- Address computation
- Math expressions
- Warning : Not for function calls!

See examples

http://en.wikipedia.org/wiki/Loop_unwinding

Principe

■ "Déplier" le corps d'une boucle N fois

Benefice

- Plus de code à optimiser (CSE)
- Moins de code de branchement
- Réutilisation des caches

leti & li/t

Code generation for Embedded Systems | DACLE Division | 26 November 2014 | 37

Rappels GCC Optimize

```
Boucle simple
for (i = 0; i < N; i++)
    sum += a[i];
```

```
Boucle déroulée
   \quad \text{for } (i = 0; i < N; i += UNROLL) \quad \{
         sum += a[i];
         sum += a[i+1];
         /* ../.. */
         \mathsf{sum} \ +\!\!= \ \mathsf{a} \, [\, \mathsf{i} \!+\!\! \mathsf{UNROLL} \!-\! 1];
j
   for (/* No init part */; i < N % UNROLL; i++)
         sum += a[i];
```

Code generation for Embedded Systems | DACLE Division | 26 November 2014 | leti & Li/t

A lot of optimization switches

- -O[0123s] Optimize more and more (s for space)
- -fxxx specific optimization exemple :
 - -funroll-loops This option makes code larger, and may or may not make it run faster.
 - -ffast-math optimize but "it can result in incorrect output for programs which depend on an exact implementation of IEEE or ISO rules/specifications for math functions."
- -mxxxx architecture specific optimization -mthumb Generate code for the 16-bit Thumb instruction set

How to synchronize Hw development & Sw development

- Hardware development
 - IP assembling
 - Place, route / Testing
- Software development
 - Wait for HW
 - Wait for HW
 - Start to work on
 - Update

How to synchronize HW development with SW development :

- Spice : physical level
- SystemC: http://www.accellera.org/home/
- GEM5: http://www.m5sim.org/
- SimpleScalar : old, but still used
- Qemu : fast but not HW accurate
- Other:

leti&li/t

Cours1 Simulation Tools

Cours1 HowToSyn

QEMU is a generic and open source machine emulator and virtualizer

■ System level : emulate a full system ■ User level : emulate only one application

■ TCG : tiny code generator

KQEMU : get

Warning:

- http://wiki.qemu.org/Download Version: 1.3
- http://download.savannah.gnu.org/releases/qemu/ Version :

http://free.oszoo.org/wiki/index.php/Category:OS_images

Qemu do a "Binary Dynamic Translation"

- Take a block of instructions
- Translate it to new architecture
- Store in a buffer
- Run it

leti & li/t	Code generation for Embedded Systems DACLE Division 26 November 2014 42 o CEA. All rights reserved			leti&li/t	Code generation for Embedded Systems DACLE Division 26 November 2014 43		
Introduction / Architecture 00000000000000 Cours1 Build a Cross Compiler	Vocabulary / Notions 000000000000000000	Optimization / Simulation	Dynamic Code Generation 00000000000	Introduction / Architecture 0000000000000000 Cours1 BootStrap a Compiler	Vocabulary / Notions 0000000000000000000	Optimization / Simulation	Dynamic Code Generation 000000000000

- gcc
 - Notion of triplet : cpu-vendor-os
 - "by hand" :
 - buildroot :
- Cross tool http://kegel.com/crosstool/
 - /bin/ct-ng menuconfig
 - /bin/ct-ng build
- clang: the easy way, based on LLVM

How to compile a compiler?


A = native compiler, B = new compiler

- Build B1 with A
- Build B2 with B1
- Build B3 with B2
- Compare B2 and B3 for safety

Question: How was build the first compiler?

leti & list	Code generation for Embedded Systems DACLE Division 26 November 2014 44 o CEA. All rights reserved			leti & list	Code generation for Embedded Systems DACLE Division 26 November 2014 45			
Introduction / Architecture	Vocabulary / Notions 000000000000000000	Optimization / Simulation	Dynamic Code Generation 00000000000	Introduction / Architecture 000000000000000	Vocabulary / Notions 000000000000000000	Optimization / Simulation 000000000000	Dynamic Code Generation	
Cours1 HowToRun				Motivation : Moving Optimiza	tion			

- Compile with a native compiler
 - cc Hello.c -o Hello
 - ./Hello
 - Hello world
 - file Hello
 - Hello: ELF 64-bit LSB executable, x86-64, version 1 (SYSV), dynamically linked (uses shared libs), for GNU/Linux 2.6.18, not stripped
- Compile with cross compiler
 - arm-elf-eabi-gcc -o Hello Hello.c
- Run with emulator
 - gemu-arm Hello



leti & li/1 Cours2 Perfect Hash Cours2 DynGen

"Hash table": basic tool in compiler and object management

- Performance require an "efficient" hash function
 - in speed
 - in hashing quality
- a "perfect hashing" require data knowledge.
- "Perfect hash" tools require a data set and give an hash function

http://en.wikipedia.org/wiki/Perfect_hash_function http://en.wikipedia.org/wiki/Dynamic_perfect_hashing

Dynamic code generation

- Code generation done at run-time
 - Architecture "independance"
 - Binary size
- Oracle Java virtual machine contains "hotspot compiler"

Code generation for Embedded Systems | DACLE Division | 26 November 2014 | 48

HotSpot bytecode compiler

- Mix interpretation and compilaton
- At start do bytecode interpretation
- Count method invocation : detect "hotspots"
- Binary compile at a given thresold
- Recompile and optimize if necessary

"Compilation on demand"

When Asm is mandatory

- Assembly programming
- Macro assembly Assembly preprocessing
- Example from X264
- http://www.videolan.org/developers/x264.html

leti & li/1

leti & li/t

Code generation for Embedded Systems | DACLE Division | 26 November 2014 | 51

Cours2 FFTW

Dynamic Code Generation

Cours2 Atlas

The Fastest Fourier Transform of the West!

- Static compilation time
 - Generate automatically many FFT codelets version
 - Evaluate performances of each
- Run Time
 - Decompose the problem in call of optimized codelets with a "plan"
 - Use the same "plan" for all identical call

Atlas: library for linear algebra compuation

- Static code
- Many different versions
- Test & optimize theses versions
- Find the best version on a given platform

leti & li/1

ration for Embedded Systems | DACLE Division | 26 November 2014 | 52

leti & li/1

Code generation for Embedded Systems | DACLE Division | 26 November 2014 | 53

Cours2 BinGen

Dynamic Code Generation

JavaScript JIT

Binary code generation

- Data value, data size are main parameters
- Instruction set can be choosen at run-time
- At "data value time" we could adapt the binary code

Javascript

- Scripting language
- No strong type
- Used in web browser
- In charge of
 - Local interaction
 - Refresh page without full reload
 - Local Graphic Computation

Jit Compilation

- Mandatory for modern application (google doc, web applications)
- JIT compilation
- Many concurrent projects (Mozilla, chrome, IE)

My favorite demo : http: //bellard.org/jslinux/

leti & li/1

leti & li/t

Code generation for Embedded Systems | DACLE Division | 26 November 2014 | 57

Thesis Subjects

Java programming language

- Compiled language (95')
- Normalized
- Server side applications
- JIT Compilation (no HW iteraction)
- Object oriented
- Strong data type

Jit compilation

- Multiple JVM vendors
- Mix between interpretation & JIT compil

Interested to work in this domain?

Thesis subjects

- How to Build auto-adaptive libraries?
- How to embed binary code generator in Java applications?
- What is an operating system if the ram is permanent?

mailto:Henri-Pierre.Charles@cea.fr

Code generation for Embedded Systems | DACLE Division | 26 November 2014 | 56