
How to use ModelSim


Create a new project:

• File>New>Project




Name the Project:

Type a name for your project




Add Files to the project:

Click on "Create New File"




Name the file and choose the HDL:

- Make sure to choose Verilog
- Type a name for the new file




Write your Verilog description:

- Double click on the file name on the left
- You can write your description in the area on the right




Compile your Verilog description:

• Click on the "Compile all" icon from the toolbar on the top.




Simulating your Verilog description:

Click on Simulate>Start Simulation.




Choose the component to be simulated:

- Choose your module to be simulated.
- Press Ok




View Signal values with time:

• Click on the Wave Tab.



Drag and drop the Signal to be viewed.



- Press "Run" from the Toolbar at the top
- The Signal are shown on the Wave window
- The Log is shown below

