


How to use ModelSim


Create a new project:

- File>New>Project




Name the Project:

- Type a name for your project




Add Files to the project:

- Click on “Create New File”




Name the file and choose the HDL:

- Make sure to choose Verilog
- Type a name for the new file



Write your Verilog description:

- Double click on the file name on the left
- You can write your description in the area on the right



Compile your Verilog description:

- Click on the “Compile all” icon from the toolbar on the top.



Project - E:/Personal/CO2/Sec2/FirstProject

Name	Status	Type	Order	Modified
Example1.v		Verilog	0	10/25/2015 07:07:22 ...

E:/Personal/CO2/Sec2/Example1.v - Default

```
Ln#
1 module circuit (F,A,B,C);
2 input A,B,C;
3 output F;
4
5 not(w1,B);
6 and(w2,w1,A);
7 or(F,C,w2);
8
9 endmodule
10
```

Library Project

Transcript

```
# Loading project Demo
# reading C:/modeltech_pe_10.4/win32pe/./modelsim.ini
# Loading project FirstProject
```


ModelSim>

Project : FirstProject <No Design Loaded>

<No Context>

Simulating your Verilog description:

- Click on Simulate>Start Simulation.



Choose the component to be simulated:

- Choose your module to be simulated.
- Press Ok

ModelSim PE 10.4

File Edit View Compile Simulate Add Source Tools Layout Bookmarks Window Help

ColumnLayout AllColumns

Project - E:/Personal/CO2/Sec2/FirstProject

Name	Status	Type	Order	Modified
Example1.v	✓	Verilog	0	10/25/2015 07:16:43 ...

Start Simulation

Design VHDL Verilog Libraries SDF Others

Name	Type	Path
std	Library	\$MODEL_TECH/./std
std_developerskit	Library	\$MODEL_TECH/./std_developerskit
sv_std	Library	\$MODEL_TECH/./sv_std
synopsys	Library	\$MODEL_TECH/./synopsys
mtbUPF (unavailabl...	Library	\$MODEL_TECH/./upf_lib
mtbUvm (unavailabl...	Library	\$MODEL_TECH/./uvm-1.1d
verilog	Library	\$MODEL_TECH/./verilog
vital2000	Library	\$MODEL_TECH/./vital2000
work	Library	E:/Personal/CO2/Sec2/work
TB	Module	E:/Personal/CO2/Sec2/Demo.v
Circuit_Tb	Module	E:/Personal/CO2/Sec2/Example1.v
circuit	Module	E:/Personal/CO2/Sec2/Example1.v

Design Unit(s): work.Circuit_Tb Resolution: default

OK Cancel

E:/Personal/CO2/Sec2/Example1.v - Default

```
Ln#
1  module circuit (F,A,B,C);
2  input A,B,C;
3  output F;
4
5  not(w1,B);
6  and(w2,w1,A);
7  or(F,C,w2);
8
9  endmodule
10
11 module Circuit_Tb;
12
13 reg A,B,C;
14 wire F;
15
16 circuit C1 (F,A,B,C);
17
18 initial
19 begin
20 $monitor($time,"%b, %b, %b, %b",A,B,C,F);
21 #2 A=1;B=0;C=0;
22 #2 B=1;
23 #2 A=0;
24 #2 C=1;
25 end
26
27 endmodule
28
```

Library Project


Transcript

```
# Load canceled
# Compile of Example1.v failed with 1 errors.
# Compile of Example1.v was successful.
ModelSim>
```

Ln: 20 Col: 32 Project : FirstProject <No Design Loaded> \$MODEL_TECH/./rnm

View Signal values with time:

- Click on the Wave Tab.



Drag and drop the Signal to be viewed.

ModelSim PE 10.4

File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help

ColumnLayout: Default

Help

100 ns

Layout: Simulate

Search:

sim - Default

Instance

- Circuit_Tb
 - C1
 - #INITIAL#18
 - #vsim_capacity#

Objects

Name	Value	Kind	Mode
A	1'bx	Regi...	Internal
B	1'bx	Regi...	Internal
C	1'bx	Regi...	Internal
F	1'bx	Net	Internal

Processes (Active)

Name	Type (filtered)	State	Order	Parent Path	Class Info
#INITIAL#18	Initial	Ready	7	/Circuit_Tb	

Wave - Default

Msgs
/Circuit_Tb/A
/Circuit_Tb/B
/Circuit_Tb/C
/Circuit_Tb/F

Now 0 ns

Cursor 1 0 ns

0 ns 100 ns 200 ns 300 ns 400 ns 500 ns 600 ns 700 ns 800 ns 900 ns 1000 ns

Transcript

```
Copyright 1995-2004 Mentor Graphics Corporation
// All Rights Reserved.
//
// THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
// WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
// LICENSORS AND IS SUBJECT TO LICENSE TERMS.
// THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
// INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
// DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
// FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
// THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
//
# Loading work.Circuit_Tb
# Loading work.circuit
add wave -position end sim:/Circuit_Tb/A
add wave -position end sim:/Circuit_Tb/B
add wave -position end sim:/Circuit_Tb/C
add wave -position end sim:/Circuit_Tb/F
```

0 ns to 1 us Project: FirstProject Now: 0 ns Delta: 0 sim:/Circuit_Tb

- Press “Run” from the Toolbar at the top
- The Signal are shown on the Wave window
- The Log is shown below

ModelSim PE 10.4

File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help

ColumnLayout: Default

Help

100 ns

Layout: Simulate

Search:

Objects

Name	Value	Kind	Mode
A	1h0	Regi...	Internal
B	1h1	Regi...	Internal
C	1h1	Regi...	Internal
F	1h1	Net	Internal

Processes (Active)

Name	Type (filtered)	State	Order	Parent Path	Class Info
------	-----------------	-------	-------	-------------	------------

Wave - Default

Msgs
/Circuit_Tb/A
/Circuit_Tb/B
/Circuit_Tb/C
/Circuit_Tb/F

Now: 100 ns
Cursor 1: 0 ns

0 ns 20 ns 40 ns 60 ns 80 ns 100 ns 120 ns 140 ns 160 ns

Transcript

```
## INFORMATION THAT HAS BEEN RELEASED, CONFIDENTIALITY HAS BEEN LOST FROM  
## DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.  
## FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER  
## THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.  
##  
# Loading work.Circuit_Tb  
# Loading work.circuit  
add wave -position end sim:/Circuit_Tb/A  
add wave -position end sim:/Circuit_Tb/B  
add wave -position end sim:/Circuit_Tb/C  
add wave -position end sim:/Circuit_Tb/F  
VSIM> run  
#  
# 0x, x, x, x  
# 21, 0, 0, 1  
# 41, 1, 0, 0  
# 60, 1, 0, 0  
# 80, 1, 1, 1
```

0 ns to 160 ns | Project: FirstProject | Now: 100 ns Delta: 0 | sim:/Circuit_Tb