

Lecture 6 – ATmega328 Timers and Interrupts

CSE P567

Arduino Digital and Analog I/O Pins

Digital pins:


- ▶ Pins 0 7: PORT D [0:7]
- ▶ Pins 8 − 13: PORT B [0:5]
- Pins 14 19: PORT C [0:5] (Arduino analog pins 0 5)
- digital pins 0 and I are RX and TX for serial communication
- digital pin 13 connected to the base board LED

Digital Pin I/O Functions

- pinMode(pin, mode)
 - Sets pin to INPUT or OUTPUT mode
 - Writes I bit in the DDRx register
- digitalWrite(pin, value)
 - Sets pin value to LOW or HIGH (0 or I)
 - Writes I bit in the PORTx register
- int value = digitalRead(pin)
 - ▶ Reads back pin value (0 or 1)
 - ▶ Read I bit in the PINx register

Port Pin Definitions

```
#define PINB SFR IO8(0x03)
                                    #define PORTC SFR IO8(0x08)
#define PINB0 0
                                    #define PORTC0 0
#define PINB7 7
                                    #define PORTC6 6
#define DDRB SFR IO8(0x04)
                                    #define PIND SFR IO8(0x09)
#define DDB0 0
                                    #define PIND0 0
#define DDB7 7
                                    #define PIND7 7
#define PORTB SFR IO8(0x05)
                                    #define DDRD SFR IO8(0x0A)
#define PORTB0 0
                                    #define DDD0 0
#define PORTB7 7
                                    #define DDD7 7
#define PINC SFR IO8(0x06)
                                    #define PORTD SFR IO8(0x0B)
#define PINC0 0
                                    #define PORTD0 0
#define PINC6 6
                                    #define PORTD7 7
#define DDRC SFR IO8(0x07)
#define DDC0 0
#define DDC6 6
```



Interrupts

- Allow program to respond to events when they occur
- Allow program to ignore events until the occur
- External events e.g.:
 - UART ready with/for next character
 - Signal change on pin
 - Action depends on context
 - # of edges arrived on pin
- Internal events e.g.:
 - Power failure
 - Arithmetic exception
 - Timer "tick"

ATmega328 Interrupts

VectorNo.	Program Address ⁽²⁾	Source	Interrupt Definition
1	0x0000 ⁽¹⁾	RESET	External Pin, Power-on Reset, Brown-out Reset and Watchdog System Reset
2	0x0002	INT0	External Interrupt Request 0
3	0x0004	INT1	External Interrupt Request 1
4	0x0006	PCINT0	Pin Change Interrupt Request 0
5	0x0008	PCINT1	Pin Change Interrupt Request 1
6	0x000A PCINT2		Pin Change Interrupt Request 2
7	0x000C	WDT	Watchdog Time-out Interrupt
8	0x000E	TIMER2 COMPA	Timer/Counter2 Compare Match A
9	0x0010	TIMER2 COMPB	Timer/Counter2 Compare Match B
10	0x0012	TIMER2 OVF	Timer/Counter2 Overflow
11	0x0014	TIMER1 CAPT	Timer/Counter1 Capture Event
12	0x0016	TIMER1 COMPA	Timer/Counter1 Compare Match A
13	0x0018	TIMER1 COMPB	Timer/Coutner1 Compare Match B
14	0x001A	TIMER1 OVF	Timer/Counter1 Overflow
15	0x001C	TIMERO COMPA	Timer/Counter0 Compare Match A
16	0x001E	TIMER0 COMPB	Timer/Counter0 Compare Match B

ATmega328 Interrupts (cont)

VectorNo.	Program Address ⁽²⁾	Source	Interrupt Definition
17	0x0020	TIMER0 OVF	Timer/Counter0 Overflow
18	0x0022	SPI, STC	SPI Serial Transfer Complete
19	0x0024	USART, RX	USART Rx Complete
20	0x0026	USART, UDRE	USART, Data Register Empty
21	0x0028	USART, TX	USART, Tx Complete
22	0x002A	ADC	ADC Conversion Complete
23	0x002C	EE READY	EEPROM Ready
24	0x002E	ANALOG COMP	Analog Comparator
25	0x0030	TWI	2-wire Serial Interface
26	0x0032	SPM READY	Store Program Memory Ready

Interrupt Model

- When an interrupt event occurs:
 - Processor does an automatic procedure call
 - CALL automatically done to address for that interrupt
 - ▶ Push current PC, Jump to interrupt address
 - Each event has its own interrupt address
 - ▶ The global interrupt enable bit (in SREG) is automatically cleared
 - i.e. nested interrupts are disabled
 - SREG bit can be set to enable nested interrupts if desired
- Interrupt procedure, aka "interrupt handler"
 - Does whatever it needs to, then returns via RETI
 - The global interrupt enable bit is automatically set on RETI
 - One program instruction is always executed after RETI

Interrupts

- ▶ Type I Event is remembered when interrupt is disabled
 - If interrupt is not enabled, flag is set
 - When interrupt is enabled again, interrupt takes place, and flag is reset
- ► Type 2 Event is not remembered when interrupt is disabled
 - Signal level causes interrupt
 - If level occurs when interrupt is enabled, interrupt takes place
 - If interrupt is not enabled, and level goes away before the interrupt is enabled, nothing happens

Interrupt Model

- Interrupt hander is invisible to program
 - Except through side-effects, e. g. via flags or variables
 - Changes program timing
 - Can't rely on "dead-reckoning" using instruction timing
- Must be written so they are invisible
 - Cannot stomp on program state, e. g. registers
 - Save and restore any registers used
 - Including SREG

Interrupt Vectors

- Table in memory containing the first instruction of each interrupt handler
- Typically at program address 0

```
Address Labels Code
                                       Comments
0x0000
                qmj
                       RESET
                                       ; Reset Handler
0x0002
                                       ; IRQ0 Handler
                qmj
                       EXT_INTO
0 \times 00004
                                       ; IRQ1 Handler
                       EXT INT1
                qmj
0x0006
                       PCINT0
                                       ; PCINTO Handler
                jmp
0x0008
                       PCINT1
                                       ; PCINT1 Handler
                jmp
A000x0
                jmp
                       PCINT2
                                       : PCINT2 Handler
                                       ; Watchdog Timer Handler
0x000C
                qmj
                       WDT
                                       ; Timer2 Compare A Handler
0x000E
                qmj
                       TIM2_COMPA
                                       ; Timer2 Compare B Handler
0x0010
                       TIM2 COMPB
                ami
0x0012
                       TIM2_OVF
                                       : Timer2 Overflow Handler
                jmp
                                       ; Timer1 Capture Handler
0x0014
                amir
                       TIM1 CAPT
                                       ; Timer1 Compare A Handler
0x0016
                       TIM1_COMPA
                qmj
0x0018
                       TIM1_COMPB
                                       ; Timer1 Compare B Handler
                qmj
                                       ; Timer1 Overflow Handler
0x001A
                       TIM1 OVF
                jmp
0x001C
                qmr
                       TIMO COMPA
                                       ; Timer0 Compare A Handler
0x001E
                jmp
                       TIM0_COMPB
                                       ; Timer0 Compare B Handler
```

Interrupt Vectors

- If interrupts are not used, this memory can be used as part of the program
 - i.e. nothing special about this part of memory
- Example interrupt routine
 - RESET: Sets up the stack pointer

```
0x0033RESET:
                     r16, high(RAMEND); Main program start
              ldi
0x0034
                     SPH,r16
                                    ; Set Stack Pointer to top of RAM
              out
0x0035
                  r16, low(RAMEND)
              ldi
                   SPL,r16
0x0036
              out
0 \times 0037
              sei
                                     ; Enable interrupts
0x0038
              <instr> xxx
```

Defined ISR's

```
#define INTO vect
                           VECTOR (1)
                                        /* External Interrupt Request 0 */
#define INT1 vect
                           VECTOR (2)
                                        /* External Interrupt Request 1 */
#define PCINTO vect
                           VECTOR (3)
                                        /* Pin Change Interrupt Request 0 */
#define PCINT1 vect
                                        /* Pin Change Interrupt Request 0 */
                           VECTOR (4)
#define PCINT2 vect
                           VECTOR (5)
                                        /* Pin Change Interrupt Request 1 */
#define WDT vect
                                        /* Watchdog Time-out Interrupt */
                           VECTOR (6)
#define TIMER2 COMPA vect VECTOR(7)
                                        /* Timer/Counter2 Compare Match A */
#define TIMER2 COMPB vect VECTOR(8)
                                        /* Timer/Counter2 Compare Match A */
                                        /* Timer/Counter2 Overflow */
#define TIMER2 OVF vect
                           VECTOR (9)
                                        /* Timer/Counter1 Capture Event */
#define TIMER1 CAPT vect
                           VECTOR (10)
#define TIMER1 COMPA vect
                           VECTOR (11)
                                        /* Timer/Counter1 Compare Match A */
                           VECTOR (12)
#define TIMER1 COMPB vect
                                        /* Timer/Counter1 Compare Match B */
#define TIMER1 OVF vect
                           VECTOR (13)
                                        /* Timer/Counter1 Overflow */
#define TIMERO COMPA vect
                           VECTOR (14)
                                        /* TimerCounter0 Compare Match A */
#define TIMERO COMPB vect
                           VECTOR (15)
                                        /* TimerCounter0 Compare Match B */
#define TIMERO OVF vect
                           VECTOR (16)
                                        /* Timer/Couner0 Overflow */
#define SPI STC vect
                           VECTOR (17)
                                        /* SPI Serial Transfer Complete */
#define USART RX vect
                           VECTOR (18)
                                        /* USART Rx Complete */
#define USART UDRE vect
                           VECTOR (19)
                                        /* USART, Data Register Empty */
#define USART TX vect
                                        /* USART Tx Complete */
                           VECTOR (20)
                                        /* ADC Conversion Complete */
#define ADC vect
                           VECTOR (21)
                                        /* EEPROM Ready */
#define EE READY vect
                           VECTOR (22)
#define ANALOG COMP vect
                           VECTOR (23)
                                        /* Analog Comparator */
                           VECTOR (24)
                                        /* Two-wire Serial Interface */
#define TWI vect
                           VECTOR (25)
                                        /* Store Program Memory Read */
#define SPM READY vect
```

Interrupts

- Global interrupt enable
 - ▶ Bit in SREG
 - Allows all interrupts to be disabled with one bit
 - ▶ sei() set the bit
 - cli() clear the bit
- Interrupt priority is determined by order in table
 - Lower addresses have higher priority
- ▶ ISR(vector) Interrupt routine definition
- reti() return from interrupt
 - automatically generated for ISR

External Interrupts

- Monitors changes in signals on pins
- What causes an interrupt can be configured
 - by setting control registers appropriately
- Pins:
 - ► INT0 and INT1 range of event options
 - ▶ INT0 PORT D [2]
 - ▶ INTI PORT D [3]
 - ▶ PCINT[23:0] any signal change (toggle)
 - ▶ PCINT[7:0] PORT B [7:0]
 - PCINT[14:8] PORT C [6:0]
 - PCINT[23:16] PORT D [7:0]
- ▶ Pulses on inputs must be slower than I/O clock rate

INTO and INT1

▶ External Interrupt Control Register:

Bit	7	6	5	4	3	2	1	0	_
(0x69)	-	-	-	-	ISC11	ISC10	ISC01	ISC00	EICRA
Read/Write	R	R	R	R	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	


Sense Control (INT0 is the same)

Table 12-1. Interrupt 1 Sense Control

ISC11	ISC10	Description
0	0	The low level of INT1 generates an interrupt request.
0	1	Any logical change on INT1 generates an interrupt request.
1	0	The falling edge of INT1 generates an interrupt request.
1	1	The rising edge of INT1 generates an interrupt request.

INTO and INT1

External Interrupt Mask Register



If INT# bit is set (and the SREG I-bit is set), then interrupts are enabled on pin INT#

External Interrupt Flag Register

Bit	7	6	5	4	3	2	1	0	
0x1C (0x3C)	-	-	-	-	-	-	INTF1	INTF0	EIFR
Read/Write	R	R	R	R	R	R	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

- Interrupt flag bit is set when a change triggers an interrupt request
- Flag is cleared automatically when interrupt routine is executed
- Flag can be cleared by writing a 1 to it

Arduino Language Support for External Interrupts

- attachInterrupt(interrupt, function, mode)
 - interrupt: 0 or 1
 - function: interrupt function to call
 - mode: LOW, CHANGE, RISING, FALLING
- detachInterrupt(interrupt)
- interrupts() Enable interrupts : sei()
- noInterrupts() Disable interrupts : cli()

PCINT[23:0]

▶ Pin Change Interrupt Control Register

Bit	7	6	5	4	3	2	1	0	_
(0x68)	-	-	-	-	-	PCIE2	PCIE1	PCIE0	PCICR
Read/Write	R	R	R	R	R	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

- PCIE2 enables interrupts for PCINT[23:16]
- PCIEI enables interrupts for PCINT[14:8]
- PCIE0 enables interrupts for PCINT[7:0]


▶ Pin Change Interrupt Flag Register

Bit	7	6	5	4	3	2	1	0	_
0x1B (0x3B)	-	-	-	-	-	PCIF2	PCIF1	PCIF0	PCIFR
Read/Write	R	R	R	R	R	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

- PCIF# set if corresponding pins generate an interrupt request
- Cleared automatically when interrupt routine is executed


PCINT[23:0]

▶ Pin Change Mask Register 2




- Each bit controls whether interrupts are enabled for the corresponding pin
- Change on any enabled pin causes an interrupt
- (Mask registers I and 0 are similar)

8-bit Timer/Counter 0 (1 and 2 are very similar)



Prescaler for Timer/Counter 0 & 1

Figure 16-2. Prescaler for Timer/Counter0 and Timer/Counter1(1)




Clock Source Select (CS0[2:0])

CS02	CS01	CS00	Description			
0	0	0	No clock source (Timer/Counter stopped)			
0	0	1	clk _{I/O} /(No prescaling)			
0	1	0	clk _{I/O} /8 (From prescaler)			
0	1	1	clk _{I/O} /64 (From prescaler)			
1	0	0	clk _{I/O} /256 (From prescaler)			
1	0	1	clk _{I/O} /1024 (From prescaler)			
1	1	0	External clock source on T0 pin. Clock on falling edge.			
1	1	1	External clock source on T0 pin. Clock on rising edge.			

- ▶ T0 pin PORT D[4]
- ▶ TI pin PORT D[5]
- ▶ Pin can be configured as output pin
 - Program can generate clock

External Clock Source

Figure 16-1. T1/T0 Pin Sampling



Timer/Counter Registers


- ▶ TCNT0 Timer/Counter Register (8-bit)
- OCR0A Output Compare Register A
- ▶ OCR0B Output Compare Register B
- ▶ TCCR0A/B Timer/Counter Control Registers
- ▶ TIMSK0 Timer/Counter Interrupt Mask Register
 - TOV interrupt
 - Compare A&B interrupts
- ▶ TIFR0 Timer/Counter Interrupt Flag Register
 - TOV interrupt
 - Compare A&B interrupts

Normal Mode (0)

- Timer increments
- \blacktriangleright Wraps around at TOP = 0xFF
- Starts again at 0
- ▶ TOV0 interrupt flag set when TCNT0 reset to 0
- Useful for generating interrupts every N time units
- Useful for generating an interrupt in N time units
 - ▶ Set TCNT0 to an initial value (255 N)


CTC (Clear Timer on Compare) Mode (2)

- Timer increments
- Wraps around at OCR0A
 - OCR0A defines top value of counter
- Starts again at 0
- OCF0A interrupt flag set when TCNT0 reset to 0
- ▶ Pin OC0A can be made to toggle when counter resets




Fast PWM Mode (3/7)

- Timer increments
- Wraps around at 0xFF (3) or OCR0A (7)
- Start again at 0
- ▶ Pin OC0x generates waveform
 - Set (reset) when timer=0



Phase-Correct PWM Mode (1/5)

- Timer increments then decrements
- Increments from 0
- Up to 0xFF (I) or OCR0A (5)
- Than back down to 0
- Pin OC0x generates waveform
 - Set when timer=OCR0x while incrementing



Timer/Counter Control Registers

▶ Timer/Counter Control Register A

Bit	7	6	5	4	3	2	1	0	_
0x24 (0x44)	COM0A1	COM0A0	COM0B1	COM0B0	-	-	WGM01	WGM00	TCCR0A
Read/Write	R/W	R/W	R/W	R/W	R	R	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

▶ Timer/Counter Control Register B

Bit	7	6	5	4	3	2	1	0	_
0x25 (0x45)	FOC0A	FOC0B	-	-	WGM02	CS02	CS01	CS00	TCCR0B
Read/Write	W	W	R	R	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

Mode Summary

Table 14-8. Waveform Generation Mode Bit Description

Mode	WGM02	WGM01	WGM00	Timer/Counter Mode of Operation	ТОР	Update of OCRx at	TOV Flag Set on ⁽¹⁾⁽²⁾
0	0	0	0	Normal	0xFF	Immediate	MAX
1	0	0	1	PWM, Phase Correct	0xFF	TOP	воттом
2	0	1	0	CTC	OCRA	Immediate	MAX
3	0	1	1	Fast PWM	0xFF	ВОТТОМ	MAX
4	1	0	0	Reserved	_	_	-
5	1	0	1	PWM, Phase Correct	OCRA	TOP	воттом
6	1	1	0	Reserved	_	_	-
7	1	1	1	Fast PWM	OCRA	ВОТТОМ	TOP

Notes: 1. MAX = 0xFF

2. BOTTOM = 0x00

COM0A[1:0] (COM0B[1:0] similar)

Table 14-2. Compare Output Mode, non-PWM Mode

COM0A1	COM0A0	Description
0	0	Normal port operation, OC0A disconnected.
0	1	Toggle OC0A on Compare Match
1	0	Clear OC0A on Compare Match
1	1	Set OC0A on Compare Match

Table 14-3. Compare Output Mode, Fast PWM Mode⁽¹⁾

0	0	Normal port operation, OC0A disconnected.
0	1	WGM02 = 0: Normal Port Operation, OC0A Disconnected. WGM02 = 1: Toggle OC0A on Compare Match.
1	0	Clear OC0A on Compare Match, set OC0A at BOTTOM, (non-inverting mode).
1	1	Set OC0A on Compare Match, clear OC0A at BOTTOM, (inverting mode).

Table 14-4. Compare Output Mode, Phase Correct PWM Mode⁽¹⁾

0	0	Normal port operation, OC0A disconnected.
0	1	WGM02 = 0: Normal Port Operation, OC0A Disconnected. WGM02 = 1: Toggle OC0A on Compare Match.
1	0	Clear OC0A on Compare Match when up-counting. Set OC0A on Compare Match when down-counting.
1	1	Set OC0A on Compare Match when up-counting. Clear OC0A on Compare Match when down-counting.

Timer/Counter 0 Interrupts

▶ Timer/Counter 0 Interrupt Mask

Bit	7	6	5	4	3	2	1	0	_
(0x6E)	-	-	-	-	-	OCIE0B	OCIE0A	TOIE0	TIMSK0
Read/Write	R	R	R	R	R	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

- ► TOIE0 Timer Overflow interrupt
- ▶ OCIE0A/B Compare A/B interrupt


▶ Timer/Counter I Interrupt Flags

Bit	7	6	5	4	3	2	1	0	_
0x15 (0x35)	_	-	_	-	_	OCF0B	OCF0A	TOV0	TIFR0
Read/Write	R	R	R	R	R	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	


- ▶ TOV0 Timer Overflow flag
- ▶ OCF0A/B Compare A/B interrupt flag

Timer/Counter 2 (16-bit)

- Similar to Timer/Counter 1
 - ▶ 16-bit counter vs. 8-bit counter
 - ▶ 16-bit registers
 - Uses shared temporary 8-bit register to enable 16-bit read/write
 - Input capture register



Input Capture Unit



Input Capture Unit

- Event on input causes:
 - Counter value (TCNTI) to be written to ICRI
 - ▶ Time-stamp
 - Interrupt flag ICFI to be set
 - Causing an interrupt, if enabled
- ▶ Pin ICPI Port B [0]
- Noise Canceller
 - Pulses less than 4 clock cycles long are filtered
- Useful for measuring frequency and duty cycle
 - PWM inputs

Timer/Counter 1

- ▶ ICR can also be used as the TOP value
 - ▶ Allows OCRIA to be used for PWM generation


Timer/Counter 1 Modes

Mode	WGM13	WGM12 (CTC1)	WGM11 (PWM11)	WGM10 (PWM10)	Timer/Counter Mode of Operation	ТОР	Update of OCR1x at	TOV1 Flag Set on
0	0	0	0	0	Normal	0xFFFF	Immediate	MAX
1	0	0	0	1	PWM, Phase Correct, 8-bit	0x00FF	TOP	воттом
2	0	0	1	0	PWM, Phase Correct, 9-bit	0x01FF	TOP	воттом
3	0	0	1	1	PWM, Phase Correct, 10-bit	0x03FF	TOP	воттом
4	0	1	0	0	CTC	OCR1A	Immediate	MAX
5	0	1	0	1	Fast PWM, 8-bit	0x00FF	воттом	TOP
6	0	1	1	0	Fast PWM, 9-bit	0x01FF	ВОТТОМ	TOP
7	0	1	1	1	Fast PWM, 10-bit	0x03FF	воттом	TOP
8	1	0	0	0	PWM, Phase and Frequency Correct	ICR1	ВОТТОМ	ВОТТОМ
9	1	0	0	1	PWM, Phase and Frequency Correct	OCR1A	ВОТТОМ	ВОТТОМ
10	1	0	1	0	PWM, Phase Correct	ICR1	TOP	ВОТТОМ
11	1	0	1	1	PWM, Phase Correct	OCR1A	TOP	воттом
12	1	1	0	0	CTC	ICR1	Immediate	MAX
13	1	1	0	1	(Reserved)	_	-	_
14	1	1	1	0	Fast PWM	ICR1	воттом	TOP
15	1	1	1	1	Fast PWM	OCR1A	ВОТТОМ	TOP

Timer/Counter 2 (8-bit)

- Identical to Timer/Counter 1
- Except for clock sources

Figure 17-12. Prescaler for Timer/Counter2



External and Pin Change Interrupts

```
#define PCMSK0 SFR MEM8(0x6B)
#define PCIFR SFR IO8(0x1B)
                                    #define PCINTO 0
#define PCIF0 0
#define PCIF1 1
#define PCIF2 2
                                    #define PCINT7 7
#define EIFR SFR IO8(0x1C)
                                    #define PCMSK1 SFR MEM8(0x6C)
#define INTF0 0
                                    #define PCINT8 0
#define INTF1 1
                                    #define PCINT14 6
#define EIMSK SFR IO8(0x1D)
#define INTO 0
                                    #define PCMSK2 SFR MEM8(0x6D)
#define INT1 1
                                    #define PCINT16 0
#define PCICR SFR MEM8(0x68)
                                   #define PCINT23 7
#define PCIE0 0
#define PCIE1 1
#define PCIE2 2
#define EICRA SFR MEM8(0x69)
#define ISC00 0
#define ISC01 1
#define ISC10 2
#define ISC11 3
```

Timer/Counter 0 Registers

```
#define TCCR0A SFR IO8(0x24)
                                   #define OCR0A SFR IO8(0x27)
                                   #define OCROA 0 0
#define WGM00 0
#define WGM01 1
#define COMOBO 4
                                   #define OCROA 7 7
#define COMOB1 5
#define COMOA0 6
                                   #define OCROB SFR IO8(0x28)
                                   #define OCROB 0 0
#define COMOA1 7
#define TCCR0B SFR IO8(0x25)
                                   #define OCROB 7 7
#define CS00 0
#define CS01 1
#define CS02 2
#define WGM02 3
#define FOCOB 6
#define FOCOA 7
#define TCNT0 SFR IO8(0x26)
#define TCNT0 0 0
#define TCNT0 7 7
```

Timer/Counter Interrupts

```
#define TIMSKO SFR MEM8(0x6E)
#define TIFR0 SFR IO8(0x15)
                                       #define TOIE0 0
#define TOV0 0
                                       #define OCIEOA 1
#define OCFOA 1
                                       #define OCIE0B 2
#define OCF0B 2
                                       #define TIMSK1 SFR MEM8(0x6F)
#define TIFR1 SFR IO8(0x16)
                                       #define TOIE1 0
#define TOV1 0
                                       #define OCIE1A 1
#define OCF1A 1
                                       #define OCIE1B 2
#define OCF1B 2
                                       #define ICIE1 5
#define ICF1 5
                                       #define TIMSK2 SFR MEM8(0x70)
#define TIFR2 SFR IO8(0x17)
                                       #define TOIE2 0
#define TOV2 0
                                       #define OCIE2A 1
#define OCF2A 1
                                       #define OCIE2B 2
#define OCF2B 2
```

Timer/Counter 1

```
#define TCNT1 SFR MEM16(0x84)
#define TCCR1A SFR MEM8(0x80)
#define WGM10 0
#define WGM11 1
                                       #define TCNT1L SFR MEM8(0x84)
                                       #define TCNT1L0 0
#define COM1B0 4
#define COM1B1 5
#define COM1A0 6
                                       #define TCNT1L7 7
#define COM1A1 7
                                       #define TCNT1H SFR MEM8(0x85)
#define TCCR1B SFR MEM8(0x81)
                                       #define TCNT1H0 0
#define CS10 0
#define CS11 1
                                       #define TCNT1H7 7
#define CS12 2
#define WGM12 3
                                       #define ICR1 SFR MEM16(0x86)
#define WGM13 4
#define ICES1 6
                                       #define ICR1L SFR MEM8(0x86)
                                       #define ICR1L0 0
#define ICNC1 7
#define TCCR1C SFR MEM8(0x82)
                                       #define ICR1L7 7
#define FOC1B 6
#define FOC1A 7
                                       #define ICR1H SFR MEM8(0x87)
                                       #define ICR1H0 0
                                       #define ICR1H7 7
```

Timer/Counter 1 (cont)

```
#define OCR1A SFR MEM16(0x88)
#define OCR1AL SFR MEM8(0x88)
#define OCR1AL0 0
#define OCR1AL7 7
#define OCR1AH SFR MEM8(0x89)
#define OCR1AH0 0
#define OCR1AH7 7
#define OCR1B SFR MEM16(0x8A)
#define OCR1BL SFR MEM8(0x8A)
#define OCR1BL0 0
#define OCR1BL7 7
#define OCR1BH SFR MEM8(0x8B)
#define OCR1BH0 0
#define OCR1BH7 7
```

Timer/Counter 2

```
#define TCCR2A SFR MEM8(0xB0)
                                       #define OCR2A SFR MEM8(0xB3)
#define WGM20 0
                                       #define OCR2 0 0
#define WGM21 1
#define COM2B0 4
                                       #define OCR2 7 7
#define COM2B1 5
#define COM2A0 6
                                       #define OCR2B SFR MEM8(0xB4)
#define COM2A1 7
                                       #define OCR2 0 0
#define TCCR2B SFR MEM8(0xB1)
                                       #define OCR2 7 7
#define CS20 0
#define CS21 1
                                       #define ASSR SFR MEM8(0xB6)
#define CS22 2
                                       #define TCR2BUB 0
#define WGM22 3
                                       #define TCR2AUB 1
#define FOC2B 6
                                       #define OCR2BUB 2
#define FOC2A 7
                                       #define OCR2AUB 3
                                       #define TCN2UB 4
                                       #define AS2 5
#define TCNT2 SFR MEM8(0xB2)
#define TCNT2 0 0
                                       #define EXCLK 6
#define TCNT2 7 7
```

Timer Interrupt Program Example

```
void setup()
                 ; // Pin 13 as output
 DDRB =
  // Using timer 2
  // Set to Normal mode, Pin OCOA disconnected
  TCCR2A =
  // Prescale clock by 1024
  // Interrupt every 256K/16M sec = 1/64 sec
  TCCR2B =
  // Turn on timer overflow interrupt flag
  TIMSK2 = ;
  // Turn on global interrupts
  sei();
char timer = 0;
              _vect) {
ISR(
 timer++;
 PORTB =
void loop()
 // Nothing to do
```

Timer Example #2

```
void setup()
                 ; // Pin 13 OUTPUT
 DDRB =
 // Using timer 2
 // Set to CTC mode, Pin OCOA disconnected
 TCCR2A =
 // Prescale clock by 1 (no prescale)
  TCCR2B =
 // Set compare register
 OCR2A = ;
 // Turn on timer compare A interrupt flag
 TIMSK2 =
 // Turn on global interrupts
 sei();
char timer = 0;
ISR(
            _vect) {
timer++;
 PORTB =
void loop()
 // Nothing to do
```

External Interrupt Example

```
#define pinint0
                                       // Print out the information
#define pinint1
                                       void loop()
void setup()
 pinMode(pinint0,
 pinMode(pinint1,
  Serial.begin(9600);
  // External interrupts 0 and 1
                                         Serial.print("X: ");
  // Interrupt on rising edge
                                         Serial.print(percent0);
                                         Serial.print(" Y: ");
  EICRA =
 // Enable both interrupts
                                         Serial.println(percent1);
  EIMSK =
 // Turn on global interrupts
  sei();
ISR(
         vect) {
ISR(
         vect) {
```