

# 4-bit DFF Counter with Asynchronous Clock.

---


CVLSI

601系統晶片實驗室

# D-Flip-Flop with Clock Negative Edge Trigggle.

## (時脈負緣觸發的D型正反器)

Truth Table:



## D-Flip-Flop with Clock Negative Edge Trigggle. (Behavioral-level module) for “上數”

```
■ module dff(q, d, clk, rst_n);  
  □ output reg q;  
  □ input      d, clk, rst_n;  
  □ always @(negedge clk or negedge rst_n)  
  □ begin  
    ■ if (~rst_n) q <= 0;  
    ■ else      q <= d;  
  □ end  
■ endmodule
```

“Negative” Edge of Clock Trigggle

Active “Low” Reset


## D-Flip-Flop with Clock Positive Edge Trigggle. (Behavioral-level module) for “下數”

```
■ module dff(q, d, clk, rst_n);  
  □ output reg q;  
  □ input      d, clk, rst_n;  
  □ always @(posedge clk or negedge rst_n)  
  □ begin  
    ■ if (~rst_n) q <= 0;  
    ■ else      q <= d;  
  □ end  
■ endmodule
```

“Positive” Edge of Clock Trigggle

Active “Low” Reset

# 4-bit DFF Counter with Asynchronous Clock. (四位元D型正反器式非同步計數器)




---

## Caution: the “Clock Edge”.


- If DFF is clock “**Negative**” edge trigger,
    - then the 4-bit DFF counter would be counted “**Up**”.
  - If DFF is clock “**Posedge**” edge trigger,
    - then the 4-bit DFF counter would be counted “**Down**”.
-

# Q1: Simulation by Xilinx ISE Simulator.


1<sup>st</sup>: Delete unwanted entrys, and re-order these entrys.



2<sup>nd</sup>: Change display format.  
(Hex → Unsigned Decimal)




3<sup>rd</sup>: Final View.



Because active "Low" reset.

# Top Module. (included 7-Seg Decoder)





## Q2: Emulation by VeriInstrument.

