
SoC Design Laboratory Lab3 Report

M11202115 林翰祥

• Block Diagram



- Rd_ss:
 Data WE 設為 1,將 ss data 讀的值寫入 data RAM
- Rd_tap_RAM:
 讀取 tap RAM 的值,在 wvalid==1 時,將 wdata 寫入 tap Di
- ConV:

•
$$y[t] = \Sigma (h[i] * x[t - i])$$

將剛讀取的 tap_Di 和 data_Di 做相乘後,加上原來的值

總共會花 11 個 clock 完成 ConV

Wr_sm:將 sm tvalid 設為 1,將 ConVstate 算出的值寫入 sm tdata

Describe operation

How to receive data-in and tap parameters and place into SRAM 當 testbench 拉起 awvalid 時,將 awready 和 wready 設為 1,接著將 tap_WE 設為 1,開始將 awaddr 寫入 tap_A, wdata 寫

貝//----

入 tap_Di。

```
1//aw&w
palways@(posedge axis_clk,negedge axis_rst_n)begin
   if (~axis rst n) begin
      awready<=0;
      wready<=0;
    end
    else begin
       if(awvalid)begin
         awready<=1;
        wready<=1;
       end
       else begin
        awready<=0;
        wready<=0;
      end
    end
 end
     //coef write to tap ram
     palways@(posedge axis clk,negedge axis rst n)begin
     if(!axis rst n)begin
          tap_WE<=0;
tap_EN<=0;
173
174
175
           tap_Di<=0;
176
           tap_A<=0;
177
          tap_cnt<=0;
178
         end
179
        else begin
          if(cur_state==ConV)begin
  tap_WE<=4'b0000;
  tap_EN<=1;</pre>
183
            tap_A<=cnt;
184
           end
           else if(awvalid&awready&tap_cnt<12)begin
           tap_WE<=4'b1111;
186
            tap_EN<=1;
tap_A<={5'd0,awaddr[6],awaddr[4:0]};</pre>
187
188
189
             tap_cnt<=tap_cnt+1;
190
191
           else if(arvalid&arready)begin
192
193
             tap_A<={5'd0, araddr[6], araddr[4:0]};
194
195
           else begin
            tap_WE<=4'b0000;
196
             tap_EN<=1;
198
199
            tap_Di<=tap_Di;
             tap_A<=tap_A;
200
201
           end
202 203
           if(wvalid&wreadv)
              tap_Di<=wdata;
204
205
               tap_Di<=tap_Di;</pre>
206
        end
     end
208 🗐//=
```

 How to access shiftram and tapRAM to do computation 當狀態機到 ConV 時,總共會花 11 個 clock 來完成 ConV, 每個 clock 都會去讀取 data_RAM 和 tap_RAM,每個 address 對應的 data 做相乘,算完後狀態機跳到 wr_sm,將算完的 temp 輸出到 sm tdata,將 sm tvalid 拉到 1。

•
$$y[t] = \Sigma (h[i] * x[t - i])$$

```
239 palways@(posedge axis_clk,negedge axis_rst_n)begin
240 if(!axis_rst_n)begin
241
                                                     cnt<=0;
242
                                                     temp <= 0;
243
                                                   conv_cnt<=0;
244
                                          end
245

  Image: Control of the 
                                         else begin
246
                                                     if(cur state==ConV)begin
247
                                                                temp<=data Do*tap Do+temp;
248
                                                                conv cnt<=conv cnt+1;</pre>
249
                                                              if(cnt==40)
250
                                                                        cnt<=cnt;
251
                                                                 else
252
                                                                         cnt<=cnt+4;
253
226
                         月//==
227
                              L//sm
228
                        □always@(posedge axis clk,negedge axis rst n)begin
                                           if(!axis rst n)
229
230
                                                     sm tvalid<=0;
231 else begin
                                                     if(cur_state==wr sm)
232
233
                                                               sm tvalid<=1;
234
                                                        else
235
                                                                sm tvalid<=0;
 236
 237
                              end
```

How ap_done is generatedResource usage 每 write 進 sm 一個值, p_cnt 就會加 1, 當 sm 輸出 600 個值也就是 p_cnt==599 時,將 sm_tlast 設為 1。當 sm_tlast 為 1 時,狀態機進入 ap_done,將 ardata<=00rdata<=32'h02,ap_done 後進入 ap_idle,將 ardata<=00rdata<=32'h04,節素 testbench。

```
281 palways@(posedge axis clk,negedge axis rst n)begin
282
        if(!axis rst n)
283
          sm tlast<=0;
284 🖨 else begin
285
          if(cur state==wr sm&p cnt==599)
286
            sm tlast<=1;</pre>
287
288
            sm tlast<=sm tlast;</pre>
289
        end
290
     end
291
292 palways@(posedge axis clk,negedge axis_rst_n)begin
293
        if(!axis rst n)
          p_cnt<=0;
294
295 白
       else begin
          if(cur state==wr sm)
296
297
           p cnt<=p cnt+1;
298
          else
299
            p_cnt<=p_cnt;</pre>
300
        end
301
```

 How does filter read correct address from tap_RAM and data RAM?

每做完一個 ConV,下一次的 data_RAM 就會去讀入 ss_data, 讀進去的位址會直接替換上次 address+1,此設計會 利用一個 head 的 pointer 來去指向 data_RAM,透過這個 pointer 來去指向接下來的 11 clocks data_RAM address 要從哪 裡開始讀,

ConV 的第一個 clock 會讀 tap_RAM 的 arddress=0, data_RAM 的 address 就會等於 head_pointer,透過這個 pointer 就可以不用 shift register 就完成 data_RAM 的寫入。 下圖為是讀取後座 ConV 的示意圖

clock 11 data R	M [Head-10] X	coet[10]
-----------------	---------------	----------

clock	coef RAM	Addr	Aldr	Data RAM	clock
1	0	0	o	W Head	ſ
2	-10	1	1	0	11
3	-9	2	2	0	10
4	23	3	3	0	9
5	56	4	4	0	8
6	63	5	5	ð	1
7	56	6	6	0	6
8	23	7	7	д	5
9	- 9	8	\\ 8	0	4
lo	-10	4	\ 4	0	3
((0	66	66	0	2

clock	coef RAM	Addr	Aldr	Data RAM	clock
1	0	0	0	1	2
2	-10	1	<u></u>	2 Head	(
3	-9	2 \	/2	0	11
4	23	3	/ /3	0	/0
5	56	4	//4	0	9
6	63	5 ,	// 5	D	8
7	56	6,	:6	0	1
8	23	7	.7	д	6
9	- 9	8 //	\\ 8	0	5
lo	-10	4//	\ \ 4	0	4
((0	66/	66	0	3

clock	coef RAM	Addr	Aldr	Data RAM	clock
1	0	0 _	0	1	3
2	-10	1		2	2
3	-9	2	2	(3) Head	1
4	23	3 \	3	0	11
5	56	4	4	0	10
6	63	5	5	ð	9
7	56	6	6	0	8
8	23	7	7	д	1
9	- 9	8	8	0	6
(0	-10	4	4	0	5
((0	66	66	0	4

clock	coef RAM	Addr	Aldr	Data RAM	clock
1	0	0	/ 0	1	4
2	-10	1		2	7
3	-9	2	2	3	2
4	23	3	3	@ Head	1
5	56	4	14	0	11
6	63	5	5	ð	10
7	56	6	/ 6	0	9
8	23	7	7	д	8
9	- 9	8	8	0	1
lo	-10	4	4	0	6
((0	66	66	0	5


clock	coef RAM	Addr	Aldr	Data RAM	clock
1	0	0	, 0	1	11
2	-10	/ \	/, ,	2	10
3	-9	2	/// 2	3	9
4	23	3 ///	3	4	8
5	56	4	4	5	1
6	63	5	5	6	6
7	56	6 ///	6	1	5
8	23	7///	7	8	4
9	- 9	8///	1 8	9	3
lo	-10	4 //	\\ 4	10	2
((0	66 /	60	O Head	1

clock	coef RAM	Addr	Aldr	Data RAM	clock
1	0	0		(12) WHench	1
2	-10	1	//	2	11
3	-9	2	//2	3	10
4	23	3///	// 3	4	9
5	56	4	// 4	5	8
6	63	5	5	6	1
1	56	6	6	1	6
8	23	7 /	7	8	5
9	- 9	8 //	18	9	4
lo	-10	4 //	\\ 4	10	3
((0	66 /	66	11	2

clock	coef RAM	Addr	Aldr	Data RAM	clock
1	0	0	_0	12	2
2	-10	1	0	13 DHead	1
3	-9	2 \	/2	3	11
4	23	3 \	3	4	10
5	56	4 \	4	5	9
6	63	5	5	6	8
7	56	6	6	1	1
8	23	7	7	8	6
9	- 9	8	8	9	5
lo	-10	4	4	10	4
((0	66 /	66	11	3


<i>elock</i>	coef RAM	Addr Addr	Data RAM	clock
1	0	00	12	3
2	-10	1	13	2
3	-9	2 2	14 Q Head	1
4	23	3 / /3	4	1]
5	56	4 4	5	10
6	63	5 / 5	6	9
7	56	6	1	8
8	23	7	8	1
9	- 9	8	9	6
lo	-10	4	10	5
((0	16	11	4

Syn utilization




Timing Report

Period = 4.5



Period=5



• Report timing on longest path, slack

```
Max Delay Paths
Slack:
                                          inf
  Source:
                                          data_Do[16]
                                          (input port)

temp_reg[31]/D


(rising edge-triggered cell FDCE clocked by axis_clk {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:
  Path Group:
                                          (none)
  Path Group: (none)
Path Type: Setup (Max at Slow Process Corner)
Data Path Delay: 11.854ns (logic 8.944ns (75.448%) route 2.910ns (24.552%))
Logic Levels: 11 (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3)
Clock Path Skew: 2.128ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD): 2.128ns
Source Clock Delay (SCD): 0.000ns
Clock Pessimism Removal (CPR): 0.000ns
lock Uncertainty: 0.025ns ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
  Clock Uncertainty:
     Total System Jitter
                                                          0.050ns
                                          (TSJ):
                                             (TIJ):
(DJ):
(PE):
                                                             0.000ns
0.000ns
      Total Input Jitter
     Discrete Jitter
Phase Error
                                                            0.000ns
```

Location	Delay type	Incr(ns)	Path(ns)	Netlist Resource(s)
		0.000	0.000 r	data_Do[16] (IN)
	net (fo=0)	0.000	0.000	
	IBUF (Prop ibuf I 0)	0.972		data_Do_IBUF[16]_inst/0
	net (fo=1, unplaced)	0.800	1.771	
	DSP48E1 (Prop dsp48e1 A	[16] PCOUT[47		ccp10/A[10]
	` '- ' -	4.036		temp10/PCOUT[47]
	net (fo=1, unplaced)	0.055	5.862	temp10_n_106 temp1 1/PCIN[47]
	DSP48E1 (Prop_dsp48e1_P	CTN[47] P[0])		ccmp11/1 c1N[4/]
		1.518		temp11/P[0]
	net (fo=2, unplaced)	0.800	8.180	
	, , , , , , , , , , , , , , , , , , , ,			temp[19] i 10/I0
	LUT2 (Prop_lut2_I0_0)	0.124		temp[19]_i_10/0
	net (fo=1, unplaced)	0.000	8.304	temp[19] i 10 n 0
	CARRYA (D	1 (0[2])	r	temp_reg[19]_i_3/S[1]
	CARRY4 (Prop_carry4_S[1		0 027	+[10] + 3/C0[3]
		0.533		temp_reg[19]_i_3/C0[3]
	net (fo=1, unplaced)	0.009	8.846 r	temp_reg[19]_i_3_n_0 temp_reg[23]_i_3/CI
	CARRY4 (Prop_carry4_CI_	CO[3])		
		0.117	8.963 r	temp_reg[23]_i_3/C0[3]
	net (fo=1, unplaced)	0.000	8.963	temp_reg[23]_i_3_n_0 temp_reg[27]_i_3/CI
	CARRY4 (Prop_carry4_CI_	0[3])		temp_reg[2/]_1_3/C1
	CAMITY (Trop_curry4_ci_	0.331	9 294 r	temp_reg[27]_i_3/0[3]
	net (fo=2, unplaced)	0.629	9.923	
	(2) ap222224/	51525		temp[27]_i_4/I0
	LUT2 (Prop lut2 I0 0)	0.307		temp[27] i 4/0
	net (fo=1, unplaced)	0.000	10.230	
	, , , , ,			temp_reg[27] i 2/S[3]
	CARRY4 (Prop_carry4_S[3]_C0[3])		51 3 1
	, ,_ ,_ ,	0.376	10.606 r	temp_reg[27]_i_2/C0[3]
	net (fo=1, unplaced)	0.000	10.606	
			r	temp_reg[31]_i_2/CI
	CARRY4 (Prop_carry4_CI_	0[3])		
		0.331		temp_reg[31]_i_2/0[3]
	net (fo=1, unplaced)	0.618	11.555	temp0[31]
			r	temp[31]_i_1/I0
	LUT2 (Prop_lut2_I0_0)	0.299		temp[31]_i_1/0
	net (fo=1, unplaced)	0.000	11.854	
	FDCE		r	temp_reg[31]/D


```
(clock axis_clk rise edge)
                             0.000
                                       0.000 r
                             0.000
                                       0.000 r axis_clk (IN)
net (fo=0)
                             0.000
                                       0.000
                                                axis_clk
                                            r axis_clk_IBUF_inst/I
IBUF (Prop_ibuf_I_0)
                             0.838
                                       0.838 r axis_clk_IBUF_inst/0
                                            B axis_clk_IBUF
r axis_clk_IBUF_BUFG_inst/I
net (fo=1, unplaced)
                             0.760
                                       1.598
BUFG (Prop_bufg_I_0)
                             0.091
                                       1.689 r axis_clk_IBUF_BUFG_inst/0
net (fo=212, unplaced)
                             0.439
                                       2.128 axis_clk_IBUF_BUFG
FDCE
                                             r temp_reg[31]/C
```

• Simulation Waveform


· Coefficient program, and read back




Data-in stream-in



· Data-out stream-out



• RAM access control



• FSM

