# MSoC self-paced learning project\_2 FP\_ACCUMULATOR

## R09943017 林奕廷

## 1. Introduction

這項專案的目的是藉由Vivado HLS來實作一個浮點數累加器。Top function在fp\_accum.cpp檔中定義。原本的code主要如下:

```
float hls_fp_accumulator(float window[NUM_ELEM])
{
    float result = 0.0;

    L1:for(unsigned char x=0; x<NUM_ELEM;x++)
    {
        result = result + window[x];
    }

    return result;
}</pre>
```

第一種方法將累加的過程再時間上展開,每個cycle把input 的window加到result,最後輸出。

```
float hls fp accumulator(float window0[NUM ELEM])
   float window1[NUM ELEM/2] = {0.0};
   float window2[NUM ELEM/4] = {0.0};
   float window3[NUM ELEM/8] = {0.0};
   float window4[NUM ELEM/16] = {0.0};
   float window5[NUM ELEM/32]= {0.0};
   float window6[NUM ELEM/64]= {0.0};
   float result = 0.0;
   L1: for(ap uint<7> x=0; x.to uint()<NUM ELEM/2; x++)
#pragma HLS PIPELINE
        window1[x] = window0[x] + window0[NUM ELEM/2+x];
   L2: for(ap uint<7> x=0; x.to uint()<NUM ELEM/4; x++)
#pragma HLS PIPELINE
        window2[x] = window1[x] + window1[NUM ELEM/4+x];
   L3: for(ap uint<7> x=0; x.to uint()<NUM ELEM/8; x++)
#pragma HLS PIPELINE
        window3[x] = window2[x] + window2[NUM ELEM/8+x];
   L4: for(ap uint<7> x=0; x.to uint()<NUM ELEM/16; x++)
#pragma HLS PIPELINE
        window4[x] = window3[x] + window3[NUM ELEM/16+x];
   L5: for(ap uint<7> x=0; x.to uint()<NUM ELEM/32; x++)
#pragma HLS PIPELINE
        window5[x] = window4[x] + window4[NUM ELEM/32+x];
   }
 #pragma HLS PIPELINE
          window6[x] = window5[x] + window5[NUM ELEM/64+x];
     }
     result = window6[0] + window6[1];
    return result;
 #endif
```

第二種方法則是將累加的過程平行展開。此做法開了另外6個window,以adder tree的方式進行。

### 2. HLS C-simulation

透過C-simulation執行資料夾中提供的testbench

```
int main(void)
    int x, y;
    int ret val = 0;
    float ref window[NUM ELEM];
    float hls window[NUM ELEM];
    float threshold = ((float)1.0)/1024;
    for (x=0; x < NUM ELEM; x++)
            ref window[x] = (65536)*PseudoCasual();
            hls window[x] = ref window[x];
    // REF
    float ref res = ref fp accumulator(ref window);
    float hls res = hls fp accumulator(hls window);
    // check results
    float total error = 9.5367e-07f;
    float diff = ref res - hls res;
    if (diff < threshold) diff = 0-diff; // take absolute value
    if (diff > threshold)
        total error += (float) diff;
    printf("\n%010.4f\t%010.4f\t%010.4f\n", ref res, hls res, total error);
    if (total error < 1.0)</pre>
        ret val=0;
        printf("TEST OK!\n");
    }
    else
        ret val=1;
        printf("TEST FAILED!\n");
    return ret val;
}
```

得到的結果如下所示:

## 3. HLS Synthesis

## Adder tree版本的合成結果如下:

## Synthesis Report for 'hls\_fp\_accumulator'

#### General Information

Date: Thu Dec 24 19:58:13 2020

Version: 2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)

Project: FP\_ACCUM Solution: solution1

Product family: zynq

Target device: xc7z020-clg484-1

#### Performance Estimates

#### ■ Timing

#### Summary

Clock	Target	Estimated	Uncertainty
ap_clk	10.00 ns	9.140 ns	1.25 ns

#### Latency

#### Summary

Latency	(cycles)	Latency (a	bsolute)	nterval	(cycles)	
min	max	min	max	min	max	Туре
301	301	3.010 us	3.010 us	301	301	none

#### Detail

#### Instance

#### **⊥** Loop

#### **Utilization Estimates**

#### Summary

Name	BRAM_18K	DSP48E	FF	LUT	URAM
DSP	7-	-	-	-	3.50
Expression	-		0	816	10 <del>-</del> 00
FIFO	-	-	-	-	2.0
Instance	-	2	205	390	1 22
Memory	4	-	128	12	0
Multiplexer	-		-	609	( s <del>-</del> s
Register	0	-	1778	352	7-0
Total	4	2	2111	2179	0
Available	280	220	106400	53200	0
Utilization (%)	1	~0	1	4	0

- Detail
  - **■** Instance
  - **DSP48E**
  - Memory
  - **∓** FIFO
  - **■** Expression
  - **■** Multiplexer
  - **■** Register

#### Interface

#### Summary

RTL Ports	Dir	Bits	Protocol	Source Object	СТуре
ap_clk	ir	1	ap_ctrl_hs	hls_fp_accumulator	return value
ap_rst	ir	1	ap_ctrl_hs	hls_fp_accumulator	return value
ap_start	ir	1	ap_ctrl_hs	hls_fp_accumulator	return value
ap_done	out	1	ap_ctrl_hs	hls_fp_accumulator	return value
ap_idle	out	1	ap_ctrl_hs	hls_fp_accumulator	return value
ap_ready	out	1	ap_ctrl_hs	hls_fp_accumulator	return value
ap_return	out	32	ap_ctrl_hs	hls_fp_accumulator	return value
window0_address0	out	7	ap_memory	window0	array
window0_ce0	out	1	ap_memory	window0	array
window0_q0	ir	32	ap_memory	window0	array
window0_address1	out	7	ap_memory	window0	array
window0_ce1	out	1	ap_memory	window0	array
window0_q1	ir	32	ap_memory	window0	аггау

Export the report (.html) using the Export Wizard

Open Analysis Perspective Analysis Perspective

第一種方法(時間上累加)的結果如下:

## Synthesis Report for 'hls\_fp\_accumulator'

#### General Information

Date: Thu Dec 24 20:03:20 2020

Version: 2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)

Project: FP\_ACCUM Solution: solution2

Product family: zynq

Target device: xc7z020-clg484-1

#### Performance Estimates

#### **□** Timing

#### Summary

Clock Target Estimated Uncertainty ap\_clk 10.00 ns 7.256 ns 1.25 ns

#### Latency

#### Summary

Latency	(cycles)	Latency (a	absolute)	Interval	(cycles)	
min	max	min	max	min	max	Туре
897	897	8.970 us	8.970 us	897	897	none

#### - Detail

#### **■ Instance**

**⊕** Loop

#### **Utilization Estimates**

#### Summary

Name	BRAM_18KI	DSP48E	FF	LUT	URAM
DSP	-	-	-	-	2.0
Expression	-	- 1	0	28	1 12
FIFO	7-7	-	-	-	3.50
Instance	-	2	205	390	3 <del>-</del> 3
Memory	-	-	-	-	2.00
Multiplexer	-	- 1	1940	62	-
Register	7-7	-	88	-	(-)
Total	0	2	293	480	0
Available	280	2201	06400	53200	0
Utilization (%)	0	~0	~0	~0	0

#### Interface Summary Dir Bits Protocol Source Object RTL Ports **C Type** ap clk in 1 ap ctrl hshls fp accumulator return value 1 ap ctrl hshls fp accumulator return value ap rst ap start 1 ap ctrl hshls fp accumulator return value 1 ap ctrl hshls fp accumulator return value ap done out 1 ap ctrl hshls fp accumulatorreturn value ap idle out ap ready 1 ap ctrl hshls fp accumulator return value out out 32 ap ctrl highls fp accumulator return value ap return window address0out 7ap memory window array window ce0 window 1ap memory array window\_q0 in 32ap memory window array


Export the report (.html) using the Export Wizard

Open Analysis Perspective Analysis Perspective


觀察上面兩種實作方式的合成結果可以看出兩種方法是resource和latency的tradeoff。Adder tree由於是空間上的展開因此鎖需要的運算單元相較於第一種方式還要來得多,也因此需要的執行時間比較少。

## 4. Cosimulation

執行Cosimulation得結果如下:



波形如下圖所示(一部分截圖):



## 5. Improvement

```
float hls_fp_accumulator(float window[NUM ELEM])
{
    float result = 0.0;
    float tmp result a = 0.0;
    float tmp result b = 0.0;
    float tmp result c = 0.0;
    float tmp result d = 0.0;
#pragma HLS array partition variable=window block factor=4 dim=1
    L1:for(unsigned char x=0; x<NUM ELEM/4;x++)
#pragma HLS pipeline II=1
        tmp_result_a = tmp_result_a + window[4 * x];
        tmp result b = tmp result b + window[4 * x + 1];
        tmp result c = tmp result c + window[4 * x + 2];
        tmp result c = tmp result c + window[4 * x + 3];
    }
    result = tmp result a + tmp result b + tmp result c + tmp result d;
    return result;
}
```

這樣的作法會在空間上平行展開成四份硬體,最後在把這些partial sum加在一起。如此一來整體的運算時間就可以縮短成1/4。為了要達成這樣的平行度,

Input的array需要partition,才能夠在每次的運算提供四個數值,達成需求。如此優化的結果如下:

## Synthesis Report for 'hls\_fp\_accumulator'

#### General Information

Date: Thu Dec 24 20:27:19 2020

Version: 2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)

Project: FP\_ACCUM
Solution: solution3
Product family: zynq

Target device: xc7z020-clg484-1

#### Performance Estimates

#### Timing

#### Summary

Clock Target Estimated Uncertainty ap\_clk 10.00 ns 14.512 ns 1.25 ns

#### Latency

#### Summary

Latency (cycles) Latency (absolute) Interval (cycles)							
min	max	min	max	min	max	Туре	
268	268	3.889 us	3.889 us	268	268	none	

#### - Detail

#### **∓** Instance

**■** Loop

#### **Utilization Estimates**

#### Summary

Name	BRAM_18KI	OSP48E	FF	LUT	URAM
DSP	-	-	-	-	-
Expression		-	0	43	1.5
FIFO	-	-	-		-
Instance	2	4	410	822	
Memory	-	-	7.	-	-
Multiplexer	-	-	-	386	
Register	-	-	362	-	-
Total	0	4	772	1251	0
Available	280	2201	06400	53200	0
Utilization (%)	0	1	~0	2	0

#### ■ Detail

- Instance
- **DSP48E**
- Memory
- FIFO
- **Expression**
- Multiplexer
- **■** Register

#### Interface

#### Summary


RTL Ports	Dir	Bits		Source Object	
ap_clk	in	1		hls_fp_accumulator	
ap_rst	in	1	ap_ctrl_hs	hls_fp_accumulator	return value
ap_start	in	1	ap_ctrl_hs	hls_fp_accumulator	return value
ap_done	out	1	ap_ctrl_hs	hls_fp_accumulator	return value
ap_idle	out	1	ap_ctrl_hs	hls_fp_accumulator	return value
ap_ready	out	1	ap_ctrl_hs	hls_fp_accumulator	return value
ap_return	out	32		hls_fp_accumulator	
window_0_address0	out	5	ap_memory	window_0	аггау
window_0_ce0	out	1	ap_memory	window_0	аггау
window_0_q0	in	32	ap_memory	window_0	array
window_0_address1	out	5	ap_memory	window_0	array
window_0_ce1	out	1	ap_memory	window_0	array
window_0_q1	in	32	ap_memory	window_0	array
window_1_address0			ap_memory		array
window_1_ce0	out	1	ap_memory	window_1	array
window_1_q0	in	32	ap_memory	window_1	аггау
window_1_address1	out	5	ap_memory	window_1	аггау
window_1_ce1	out	1	ap_memory	window_1	array
window_1_q1	in	32	ap_memory	window_1	array
window_2_address0	out	5	ap_memory	window_2	аггау
window_2_ce0	out	1	ap_memory	window_2	аггау
window_2_q0	in	32	ap_memory	window_2	array
window_2_address1	out	5	ap_memory	window_2	array
window_2_ce1	out	1	ap_memory	window_2	аггау
window_2_q1	in	32	ap_memory	window_2	аггау
window_3_address0	out	5	ap_memory	window_3	array
window_3_ce0	out	1	ap_memory	window_3	array
window_3_q0	in	32	ap_memory	window_3	аггау
window_3_address1	out	5	ap_memory	window_3	аггау
window_3_ce1	out	1	ap_memory	window_3	аггау
window_3_q1	in	32	ap_memory	window_3	array

Export the report (.html) using the Export Wizard

Open Analysis Perspective Analysis Perspective

從latency中可以看出我的作法相較於第一種和第二種的實作方式能夠有效降低整體的執行時間。第二種方式原本的code在沒有加上pragma的情況下會合成出BRAM,造成一個cycle最多只能計算兩個值相加,增加整體latency。若把第二種方式再加上arraypartition的pragma就可以解決此問題。此外,我使用的硬體資源也比第二種方式還要來得少。

## 6. System block diagram



此圖為系統的架構圖。IP使用AXILite的方式設定 register參數。另外PL和PS端使用AXIMaster的界面 進行資料傳輸。

```
#pragma HLS INTERFACE s_axilite port=output
#pragma HLS INTERFACE m_axi depth=128 port=window offset=slave
#pragma HLS INTERFACE s_axilite port=return
```

## Host program執行的結果如下:

## 7. Github submission

project中產生的.bit, .hwh和host program皆放在github中:

https://github.com/Lin0611/MSOC\_1091\_self\_pace d/blob/main/README.md