MSoC self-paced learning project Squared Difference Accumulator

R09943017 林奕廷

1. Introduction

這項專案的目的是藉由Vivado HLS來實作一個均方誤差累加器。Top function在diff_sq_acc.h和diff_sq_acc.cpp檔中定義。原本的code如下:

```
void diff_sq_acc(din_t a[N], din_t b[N], dout_t *dout)
{
    int i;
    int acc= 0;
    int a_reg, b_reg, sub, sub2;
    for(i=0; i<N; i++)
    {
        #pragma HLS PIPELINE II=1
        a_reg = a[i];
        b_reg = b[i];
        sub = a_reg - b_reg;
        sub2 = sub*sub;
        acc += sub2;
    }
    *dout = acc;
}</pre>
```

kernel function (top function)在迴圈中會依序從array a 和 array b取值,相減平方後暫存到acc中。所有iterations執行完畢後再將acc輸出。

2. HLS C-simulation

透過C-simulation執行資料夾中提供的testbench

```
int main(void)
   int i, k, cnt;
   int ret_val = 0;
   int a[N], b[N];
din_t aa[N], bb[N];
   long long int ref res;
   dout t
           res:
   cnt = 0;
   for (k=0; k<10; k++)
       //create random data
       for(i=0; i<N; i++)
          a[i] = rand() % (1024*16);
          b[i] = rand() % (1024*16);
          aa[i] = (din_t) a[i];
bb[i] = (din_t) b[i];
       //call reference function
       ref_diff_sq_acc(a, b, &ref_res);
       //call design Under Test
       diff_sq_acc( aa, bb, &res);
       //check results
       printf("got %lld expected %lld\n", (long long int) res.to_double(), (long long int) ref_res);
       if ( (ref_res - (long long int) res) !=0 ) cnt++;
   if (cnt>0)
       printf("TEST FAILED: %d errors\n", cnt);
       ret_val = 1;
   else
       printf("TEST SUCCESS!\n");
       ret val = 0;
   return ret val;
得到的結果如下所示:
   got 338938668 expected 338938668
   got 205525053 expected 205525053
   got 627691294 expected 627691294
   got 667256947 expected 667256947
   got 485719064 expected 485719064
   got 637992802 expected 637992802
   got 865190005 expected 865190005
   got 861401775 expected 861401775
   got 317108905 expected 317108905
   got 358353389 expected 358353389
   TEST SUCCESS!
   INFO: [SIM 211-1] CSim done with 0 errors.
   Finished C simulation.
```

3. HLS Synthesis

合成的結果如下圖所示:

Synthesis Report for 'diff_sq_acc'

General Information

Date: Tue Dec 22 20:01:50 2020

Version: 2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)

Project: squared_difference_accumulate

Solution: solution1 Product family: zynq

Target device: xc7z020-clg484-1

Performance Estimates

□ Timing

Summary

Clock	Target	Estimated	Uncertainty
ap_clk	10.00 ns	6.380 ns	1.25 ns

Latency

Summary

Latency	(cycles)	Latency (a	bsolute)I	nterval	(cycles)	
min	max	min	max	min	max	Туре
13	13	0.130 us	0.130 us	13	13	none

- Detail

■ Instance

+ Loop

Utilization Estimates

■ Summary

Name	BRAM_18K	DSP48E	FF	LUT	URAM
DSP	-	1	-	-	-
Expression	-	-	0	50	17
FIFO	*	-	-		
Instance	-	2	-	¥ .	· ·
Memory	-	-	-	-	2
Multiplexer	-	-	-	57	17
Register	-	-	61	-	-
Total	0	1	61	107	0
Available	280	220	106400	53200	0
Utilization (%)	0	~0	~0	~0	0

Interface

Summary

RTL Ports	Dir	Bits	P	ro	toc	ol	Source	Ob	ject	СТ	ype
ap_clk	in	1	а	p_	ctrl	_hs	diff	sq	acc	returr	value
ap_rst	in	1	а	p_	ctrl	_hs	diff	sq	acc	returr	value
ap_start	in	1	а	p_	ctrl	_hs	diff	sq	acc	returr	value
ap_done	out	1	а	p_	ctrl	_hs	diff	sq	acc	returr	value
ap_idle	out	1	а	p_	ctrl	_hs	diff	sq	acc	returr	value
ap_ready	out	1	а	p_	ctrl	hs	diff	sq	acc	returr	value
a_V_address0	out	4	ар	_n	nem	огу			a_V	-	array
a_V_ce0	out	1	ар	_m	nem	огу			a_V		array
a_V_q0	in	16	ар	m	nem	огу			a_V		array
b_V_address0	out	4	ар	_m	nem	огу			b_V		array
b_V_ce0	out	1	ар	_n	nem	огу			b_V		array
b_V_q0	in	16	ар	_m	nem	огу			b_V		array
dout_V	out	48			ap_	vld		dou	ıt_V	Р	ointer
dout_V_ap_vld	out	1			ap_	vld		dou	ıt_V	Р	ointer

Export the report (.html) using the Export Wizard

Open Analysis Perspective Analysis Perspective

4. Cosimulation

執行Cosimulation得結果如下:


Cosimulation Report for 'diff_sq_acc'

Result

RTL		La	ter	icy	Interval		
	Status	min	avg	max	min	avg	max
VHDL	NA	NA	NA	NA	NA	NA	NA
Verilog	Pass	13	13	13	14	14	14

Export the report (.html) using the Export Wizard

波形如下圖所示(一部分截圖):




5. Improvement

我特別針對latency進行優化:


```
void diff_sq_acc(din t a[N], din t b[N], dout t *dout)
{
#pragma HLS ARRAY PARTITION variable=a complete
#pragma HLS ARRAY PARTITION variable=b complete
    int i;
    int acc= 0;
    int a reg, b reg, sub, sub2;
#pragma HLS PIPELINE II=1
    for(i=0; i<N; i++)
        a reg = a[i];
        b reg = b[i];
        sub = a reg - b reg;
        sub2 = sub*sub;
        acc += sub2;
    }
    *dout = acc;
}
```

為了使得for loop中的運算可以平行展開,我在for loop上加入了HLS_PIPELINE的pragma。這樣同時需要對於input的兩個array進行partition,在同個cycle中才有辦法得到多筆資料。

經過上述的優化後performance更改為:



6. System block diagram



此圖為系統的架構圖。IP使用AXILite的方式設定 register參數。另外PL和PS端使用AXIMaster的界面 進行資料傳輸。

```
#pragma HLS INTERFACE s_axilite port=dout
#pragma HLS INTERFACE m_axi depth=128 port=a offset=slave
#pragma HLS INTERFACE m_axi depth=128 port=b offset=slave
#pragma HLS INTERFACE s axilite port=return
```

7. Github submission

project中產生的.bit, .hwh和host program皆放在github中:

https://github.com/Lin0611/MSOC_1091_self_pace d/blob/main/README.md