NCTU-EE IC LAB - Spring2022

Lab10 Exercise

Design: Image Display Control (IDC)

> Data Preparation

1. Extract test data from TA's directory:

% tar -xvf ~iclabta01/Lab10.tar


2. The extracted LAB directory contains:

a. EXERCISE/

b. EXERCISE wocg/

c. PRACTICE/

d. JG/



Design Description

In this lab, you are asked to design an Image Display Control unit, which will replace a region by its Midpoint, Average, Rotation, Flip and the region is depending on the operation point. The image size will be 8*8 and the original operation point will be (3,3). These operations are defined in operation table. You should do this operation one-by-one depends on the op which is one of the input signals. After 15 times of operations, you should output the Zoom-in or Zoom-out graph depending on the position of the operation point. If the final operation point x < 4 and y < 4 do Zoom-in, else do Zoom-out.

> Operation Description

Operation table

Operation	op	Operation description
Midpoint (round down)	0	Replace 2x2 by the midpoint of this region.
Average (round down)	1	Replace 2x2 by the average of this region.
Counterclockwise Rotation	2	Rotate 2x2 counterclockwise.
Clockwise Rotation	3	Rotate 2x2 clockwise.
Flip(*-1)	4	Change the sign of the 2x2 data.
Shift up 7-1 x	5	Shift the operation point up.
Shift left $\sqrt{\chi}$ χ	6	Shift the operation point left.
Shift down 7+ X	7	Shift the operation point down.
Shift right 3 xt	8	Shift the operation point right.

Operation example Midpoint: Sort 2*2 region and find the midpoint.

midpoint = (5+6)/2 = 5 (round down, ex -3/2=-1, 11/2=5)


1						Δ	
-26	28	30	-12	24	-5	8	7
-19	22	-6	14	23	19	-1	-23
-6	-5	18	19	23	4	-8	3
-6	5	-3/	-9	6	8	9	-2
12	11	18	5	11	-5	20	-12
-15	-18	-30	20	31	1	-19	-4
-25	-16	9	30	1	-31	1	25
7	30	-31	30	-9	4	12	6

-26	28	<i>j</i> 30	-12	24	-5	8	7
-19	22	-6	14	23	19	-1	-23
-6	-5	18	19	23	4	-8	3
-6	5	-3	5	5	8	9	-2
12	11	18	5	5	-5	20	-12
-15	-18	-30	20	31	1	-19	-4
-25	-16	9	30	1	-31	1	25
7	30	-31	30	-9	4	12	6

Average:


average = (-9+6+5+11)/4=3 (round down)

		la.					
-26	28	30	-12	24	-5	8	7
-19	22	-6	14	23	19	-1	-23
-6	-5	18	19	23	4	-8	3
-6	5	-3	-9	6	8	9	-2
12	11	18	5	11	-5	20	-12
-15	-18	-30	20	31	1	-19	-4
-25	-16	9	30	1	-31	1	25
7	30	-31	30	-9	4	12	6




Clockwise rotation:

-26	28	30	-12	24	-5	8	7
-19	22	-6	14	23	19	-1	-23
-6	-5	18	19	23	4	-8	3
-6	5	-3	-9	6	8	9	-2
12	11	18	5	11	-5	20	-12
-15	-18	-30	20	31	1	-19	-4
-25	-16	9	30	1	-31	1	25
7	30	-31	30	-9	4	12	6



Flip(*-1):

-26	28	30	-12	24	-5	8	7
-19	22	-6	14	23	19	-1	-23
-6	-5	18	19	23	4	-8	3
-6	5	-3	-9	6	8	9	-2
12	11	18	5	11	-5	20	-12
-15	-18	-30	20	31	1	-19	-4
-25	-16	9	30	1	-31	1	25
7	30	-31	30	-9	4	12	6



Operation point shift up : operation point form(3,3) to (3,2)

-26	28	30	-12	24	-5	8	7
-19	22	-6	14	23	19	-1	-23
-6	-5	18	19	23	4	8	3
-6	5	-3	-9	6	8	9	-2
12	11	18	5	11	-5	20	-12
-15	-18	-30	20	31	1	-19	-4
-25	-16	9	30	1	-31	1	25
7	30	-31	30	-9	4	12	6



< Boundary Notice>

When Y-coordinate is 0, Y-coordinate will remain 0 after shift up operation.

When X-coordinate is 0, X-coordinate will remain 0 after shift left operation.

When Y-coordinate is 6, Y-coordinate will remain 6 after shift down operation.

When X-coordinate is 6, X-coordinate will remain 6 after shift right operation.

After doing 15 times of operations, you have to output the graph after Zoom-in or Zoom-out depending on the position of the operation point after all operations.

Zoom example

Zoom-in: Output would be 4*4 right-down region of operation point. operation point in (1,1)

		- 14		h				
	-26	28	30	-12	24	-5	8	7
	-19	22	-6	14	23	19	-1	-23
	-6	-5	18	19	23	4	-8	3
	-6	5	-3	-9	6	8	9	-2
	12	11	18	5	11	-5	20	-12
1	-15	-18	-30	20	31	1	-19	-4
h	-25	-16	9	30	1	-31	1	25
	7	30	-31	30	-9	4	12	6

Zoom-out: If $x \ge 4$ or $y \ge 4$, output would be like the below graph. operation point in (5,3) (Because $5 \ge 4$, you should do zoom-out.)

-2	26	28	30	-12	24	-5	8	7
-1	19	22	-6	14	23	19	-1	-23
-	6	-5	18	19	23	4	-8	3
Γ-	6	5	-3	-9	6	8	9	-2
1	2	11	18	5	11	-5	20	-12
-1	15	-18	-30	20	31	1	-19	-4
-2	25	-16	9	30	1	-31	1	25
	7	30	-31	30	-9	4	12	6

Example

Example 1 : op = $0 \rightarrow 5 \rightarrow 8 \rightarrow 8 \rightarrow 4$

Input image:

-26	28	30	-12	24	-5	8	7
-19	22	-6	14	23	19	-1	-23
-6	-5	18	19	23	4	-8	3
-6	5	-3	-9	6	8	9	-2
12	11	18	5	11	-5	20	-12
-15	-18	-30	20	31	1	-19	-4
-25	-16	9	30	1	-31	1	25
7	30	-31	30	-9	4	12	6

0 (midpoint):

4							
-26	28	30	-12	24	-5	8	7
-19	22	-6	14	23	19	-1	-23
-6	-5	18	19	23	4	-8	3
-6	5	-3	5	5	8	9	-2
12	11	18	5	5	-5	20	-12
-15	-18	-30	20	31	1	-19	-4
-25	-16	9	30	1	-31	1	25
7	30	-31	30	-9	4	12	6

$5(up) \rightarrow 8(right) \rightarrow 8(right)$:

- 1								
	-26	28	30	-12	24	-5	8	7
	-19	22	-6	14	23	19	-1	-23
N	-6	-5	18	19	23	4	-8	3
١	-6	5	-3	5	5	8	9	-2
	12	11	18	5	5	-5	20	-12
	-15	-18	-30	20	31	1	-19	-4
	-25	-16	9	30	1	-31	1	25
	7	30	-31	30	-9	4	12	6

4 (flip):

-26	28	30	-12	24	-5	8	7
-19	22	-6	14	23	19	-1	-23
-6	-5	18	19	23	-4	8	3
-6	5	-3	5	5	-8	-9	-2
12	11	18	5	5	-5	20	-12
-15	-18	-30	20	31	1	-19	-4
-25	-16	9	30	1	-31	1	25
7	30	-31	30	-9	4	12	6

Operation point at (5,2), $x \ge 4$ do Zoom-out

-26	28	30	-12	24	-5	8	7
-19	22	-6	14	23	19	-1	-23
-6	-5	18	19	23	-4	8	3
-6	5	-3	5	5	-8	-9	-2
12	11	18	5	5	-5	20	-12
-15	-18	-30	20	31	1	-19	-4
-25	-16	9	30	1	-31	1	25
7	30	-31	30	-9	4	12	6

Output (left to right, up to down)

 $-26 \rightarrow 30 \rightarrow 24 \rightarrow 8 \rightarrow -6 \rightarrow \dots \rightarrow 1 \rightarrow 1$

-26	30	24	8
-6	18	23	8
12	18	5	20
-25	90	1	1

Example 2 : op = $5 \rightarrow 6 \rightarrow 6 \rightarrow 1 \rightarrow 3 \rightarrow 6 \rightarrow 6$ 5(up) \rightarrow 6(left) \rightarrow 6(left):

-26	28	30	-12	24	-5	8	7
-19	22	-6	14	23	19	-1	-23
-6	-5	-10	19	23	-4	8	3
-6	5	-3	-9	6	-8	-9	-2
12	11	18	5	11	-5	20	-12
-15	-18	-30	20	31	1	-19	-4
-25	-16	9	30	1	-31	1	25
7	30	-31	30	-9	4	12	6

1(average) : (-5+5-10-3)/4 = -3(round down)

-26	28	30	-12	24	-5	8	7
-19	22	-6	14	23	19	-1	-23
-6	-3	-3	19	23	-4	8	3
-6	-3	-3	-9	6	-8	-9	-2
12	11	18	5	11	-5	20	-12
-15	-18	-30	20	31	1	-19	-4
-25	-16	9	30	1	-31	1	25
7	30	-31	30	-9	4	12	6

3 (clockwise rotation):

-26	28	30	-12	24	-5	8	7
-19	22	-6	14	23	19	-1	-23
-6	-3	-3	19	23	-4	8	3
-6	-3	-3	-9	6	-8	-9	-2
12	11	18	5	11	-5	20	-12
-15	-18	-30	20	31	1	-19	-4
-25	-16	9	30	1	-31	1	25
7	30	-31	30	-9	4	12	6

$6(left)\rightarrow 6(left)$: boundary!

-26	28	30	-12	24	-5	8	7
-19	22	-6	14	23	19	-1	-23
-6	-3	-3	19	23	-4	8	3
-6	-3	-3	-9	6	-8	-9	-2
12	11	18	5	11	-5	20	-12
-15	-18	-30	20	31	1	-19	-4
-25	-16	9	30	1	-31	1	25
7	30	-31	30	-9	4	12	6

Operation point at (0,2), x<4,y<4 do Zoom-in

-26	28	30	-12	24	-5	8	7
-19	22	-6	14	23	19	-1	-23
-6	-3	-3	19	23	-4	8	3
-6	-3	-3	-9	6	-8	-9	-2
12	11	18	5	11	-5	20	-12
-15	-18	-30	20	31	1	-19	-4
-25	-16	9	30	1	-31	1	25
7	30	-31	30	-9	4	12	6

Output (left to right, up to down)

$$\textbf{-3} {\rightarrow} \textbf{-3} {\rightarrow} \textbf{-9} {\rightarrow} \textbf{6} {\rightarrow} \textbf{11} {\rightarrow} \dots {\rightarrow} \textbf{30} {\rightarrow} \textbf{1}$$


-3	-3	-9	6
11	18	5	11
-18	-30	20	31
-16	9	30	1

Lab Hint

In this lab, you need to design two version of module.

• Stage 1:


At EXERCISE_wocg. which means IDC without clock gating, you should design a IDC module as below figure.



- INPUT: Receive number series & op from PATTERN.
 - → The in data [6:0] will be given for 64 cycles.
 - \rightarrow The op [3:0] will be given for 15 cycles.
- IDC: Design module with some submodules perform series processing described as above.
 - → This module should be design without clock gating.
- **OUTPUT**: Output resulting data series.

• Stage 2:

At EXERCISE (IDC.v, you should design an IDC module with clock gating cell as below figure. Main different part is clock gating cell and cg en input signal.



- INPUT: Receive number series, mode and cg_en from PATTERN
 - → The in_data [6:0] will be given for **64** cycles.
 - → The op [3:0] will be given for 15 cycles.
- IDC: Design module. You should add clock gating cell in the design module.

 If cg_en is high, processing blocks can perform clock gating; otherwise, if cg_en is low, processing blocks follow clk.
- **OUTPUT**: Output resulting data series

> Inputs

I/O	Signal name	Bit Width	Description			
Input	clk	1	Clock			
Input	rst_n	1	Asynchronous active low reset			
Input	cg_en	1	If cg_en is high, the series processing blocks should execute clock gating. Otherwise, if cg_en is low, the image processing blocks follow clk.			
Input	in_valid	1	High when input signals are valid.			
Input	in_data	7	in_data(signed 2's complement) is valid when in_valid is high The in_data will be given in 64 cycles continuously in raster scan order.			
Input	ор	4	op will be given in first 15 in_valid cycles. Each op represents an operation defined in operation table			

Outputs

I/O	Signal name Description		Description
output	out_valid	1	Should set to high when your out_data is ready.
output	out_data	7	Output the resulting data series. out_data should be given in 16 cycles.

> Specifications

- 1. Top module name : IDC (File name: IDC.v)
- 2. Input pins : clk, rst_n, cg_en, in_valid, in_data[6:0], op [3:0]

 Output pins : out_valid, out_data[6:0]
- 3. Use **asynchronous** reset active low architecture.
- 4. All your output register should be set zero after reset.
- 5. Changing clock period is prohibited (fixed at 12ns).
- 6. The instance name of the clock gating cell (GATED_OR) should be GATED_XXX (e.g., GATED_cnt).


- 7. After synthesis, check the "IDC.area" and "IDC.timing" in the folder "Report". The area report is valid only when the slack in the end of "IDC.timing" is **non-negative** and the result should be **MET**.
- 8. The next input will come in 2~5 cycles after your **out valid** is pulled down.
- 9. The synthesis result cannot contain any LATCH except for clocking gating latch.
- 10. The synthesis result **cannot** contain any error.
- 11. The output loading is set to 0.05.
- 12. Input delay and output delay are 0.5*Clock Period.
- 13. You can't have timing violation in gate-level simulation.
- 14. You can't use memory in this lab.
- 15. You can't use DesignWare IP in this lab.
- 16. The execution latency is limited in 1000 cycles.
- 17. The **out valid** cannot overlap with **in valid**.
- 18. The redundant cycle is forbidden in this lab.
- 19. Your design should have at least 15% power reduction from cg_en-off to cg_en-on, otherwise it will be regarded as failed. $\frac{P_{cg_enoff} P_{cg_enoff}}{P_{cg_enoff}} \ge 15\%$
- 20. Power report position: 04_PTPX/Report/IDC_POWER or IDC _CG_POWER Report Total Power Example:

wood without clock goting.

IDC_POWER ((w/o clock gating)	IDC_CG_POWE	R (with clock gating)
Net Switching Power Cell Internal Power Cell Leakage Power Intrinsic Leakage Gate Leakage Total Power	= 6.760e-04 (14.60%) = 3.946e-03 (85.20%) = 9.339e-06 (0.20%) = 9.339e-06 = 0.0000 = 4.632e-03 (100.00%)	Net Switching Power Cell Internal Power Cell Leakage Power Intrinsic Leakage Gate Leakage Total Power	•
X Transition Power Glitching Power	= 2.021e-05 = 0.0000 5.633	X Transition Power Glitching Power	= 2.021e-05 = 0.0000

- 21. The gate level simulation cannot include any timing violations without the *notimingcheck* command
- 22. Don't use any wire/reg/submodule/parameter name called *error*, *congratulation*, *latch* or *fail* otherwise you will fail the lab. Note: * means any char in front of or behind the word. e.g: error note is forbidden.
- 23. Don't write Chinese comments or other language comments in the file you turned in.
- 24. Verilog commands //synopsys dc_script_begin, //synopsys dc_script_end //synopsys translate_off, //synopsys translate_on are only allowed during the usage of including and setting designware IPs, other design compiler optimizations are forbidden.
- 25. Using the above commands are allowed, however any error messages during synthesis and simulation, regardless of the result will lead to failure in this lab. Using the above commands are allowed, however any error messages during synthesis and simulation, regardless of the result will lead to failure in this lab.

Block Diagram



Grading Policy

- Functionality (70%):
 - IDC wocg and IDC: 60%
 - JasperGold SEC check (10%): Run1 (5%), Run2 (5%)
 (JasperGold No 2nd demo chance.)
- **Performance (30%)**:

(Total Latency * Total Power (gated with CG)) * Area

> Note

- Please upload the following file on NewE3 platform before 23:59 on May. 22
 RTL design : IDC_wocg_iclabXXX.v, IDC_iclabXXX.v (XXX is your account no.)
- 2. Template folders and reference commands:
 - 01_RTL/ (RTL simulation)
 "./01_run", "./02_run_cg"(only in EXERCISE folder)
 - 02 SYN/ (Synthesis)

"./01 run CG dc"

(Check the design which contains latch and error or not in syn.log)


03 GATE SIM/ (Gate Level simulation)

"./01 run", "./02 run cg"(only in EXERCISE folder)


04 PTPX/

"./01_run_ptpx" & "./02_run_cg_ptpx" to get the power of your design.

- You can key in ./09 clean up to clear all log files and dump files in each folder
- 3. JasperGold SEC execution steps: In folder JG/
 - (1) "./01_run" \ "./02_run" or "jg -sec &" and click the "File/Tcl_scripts/source".




(2) Check all properties pass.



You should pass all tasks in both "./01_run" \ "./02_run".

> Waveform Example

1. Reset Signal




2. Input of op and in_data



3. Output



4. For PATTERN_CG.v, you need to set cg_en = 1:



5. For PATTERN.v, you need to set $cg_e = 0$:

