


# Why Low Power?

- Power↑ → Temperature↑ → Safety↓
- May lead to permanent damage to the chip
- Portable device require low power







### **Outline**

#### ■ Power Dissipation

- Static Power Dissipation
- Dynamic Power Dissipation

#### **■** Low Power Design Introduction

#### Static Power Reduction

Multi Threshold Voltage

#### **■** Dynamic Power Reduction

- Multi Voltage
- Power Gating
- RTL and Architecture Design Techniques
- Clock gating

#### Reference



### **Outline**

#### ■ Power Dissipation

- Static Power Dissipation
- Dynamic Power Dissipation
- Low Power Design Introduction
- Static Power Reduction
  - Multi Threshold Voltage
- Dynamic Power Reduction
  - Multi Voltage
  - Power Gating
  - RTL and Architecture Design Techniques
  - Clock gating
- Reference



# **Power Dissipation**

- $\triangleright P_{total} = P_{static} + P_{dynamic}$
- ➤ Static power (P<sub>static</sub>)
  - P<sub>static</sub> = I<sub>leakage</sub> \* Vdd
    - I<sub>leakage</sub>: leakage current
- Rising signal at IN

  Voltage

  Time

  Falling signal at OUT

  Voltage

  Voltage

  Time

  Cload

  Falling signal at OUT

  Voltage

  Time

  GND
- Dynamic power (dominated)
  - P<sub>dynamic</sub> = pt \* (Psw + Psc)
    - pt: Switching Probability of one clock cycle
  - Switching power (Psw)
    - Charging and discharging parasitic capacitance
  - Short circuit power (Psc)
    - Direct path between Vdd and GND when switching




# **Static Power Dissipation**

#### Caused by leakage current

- Sub-threshold current
  - Dominate the leakage current
  - Increase with temperature
- Reverse leakage current
  - Happen when device is reverse biased
  - Increase with temperature
- Gate Leakage current
  - Increase with Vdd

#### How to minimize static power?

- Reduce voltage supply (Process dependent)
- In general: the leakage current can't be changed if process and cells are decided



I1-Reverse Bias p-n Junction Leakage

I2-Sub Threshold/ Weak Inversion Current

13-Gate Leakage, Tunneling Current through Oxide

14-Gate Current due to hot carrier Injection

I5-Gate Induced Drain Leakage(GIDL)




# **Dynamic Power Dissipation**

- P<sub>dynamic</sub> = pt \* (Psw + Psc)
  - pt : Switching Probability
  - Psw =  $C_L * V_{dd}^2 * f_p$ 
    - Charge and discharge the loading capacitive
  - Psc: Short circuit power
    - Both NMOS and PMOS are turned on



- Reduce Vdd (process dependent) → P<sub>sw</sub> & P<sub>sc</sub>
- Reduce parasitic capacitance → Psw
- Reduce the overlap time of PMOS and NMOS turn-on time,
   i.e., keep the input signal rise/fall time the same → Psc
- Reduce unnecessary switching activities → Pt
  - Gated clock (Turn off unused circuits)
  - Register retiming






### **Outline**

- Power Dissipation
  - Static Power Dissipation
  - Dynamic Power Dissipation
- **Low Power Design Introduction**
- Static Power Reduction
  - Multi Threshold Voltage
- Dynamic Power Reduction
  - Multi Voltage
  - Power Gating
  - RTL and Architecture Design Techniques
  - Clock gating
- Reference



# Low Power Design Methodologies

#### Where to reduce?



REF: H. Mizas, D. Soudris, S. Theoharis, G. Theodoridis, A. Thanailakis, and C.E. Goutis, "Structure of the Low-Power Design Flow," 25/6/1998.



### **Outline**


- Power Dissipation
  - Static Power Dissipation
  - Dynamic Power Dissipation
- Low Power Design Introduction
- **■** Static Power Reduction
  - Multi Threshold Voltage
- Dynamic Power Reduction
  - Multi Voltage
  - Power Gating
  - RTL and Architecture Design Techniques
  - Clock gating
- Reference



### Multi Vt

#### Current of MOS:

$$I_{sub} = I_s \cdot e^{\frac{q(V_{GS} - V_T - V_{offset})}{nKT}} (1 - e^{\frac{-qV_{DS}}{KT}}) \qquad P_{static} \approx I_{sub} V_{DD}$$



Vt ↓, I<sub>sub</sub> ↑, I<sub>ds</sub> ↑, speed ↑, delay ↓




# Vt Scaling

#### As Vt decrease, sub-threshold leakage increases

- approaching 10% in 0.18 um technology
- $V_t \downarrow$ ,  $I_{DS\_sub} \uparrow$ ,  $I_{D(SAT)} \uparrow$

#### Active Power vs Vdd at Constant Frequency



The x-axis represents the supply voltage required maintain the device at a fixed frequency, while allowing the threshold voltage to vary to meet the fixed frequency specification.



Power

http://www.design-reuse.com/articles/20296/power-management-leakage-control-process-compensation.html

# Vt Scaling

- When Power is a concern: High Vt logic gate
- When Delay time is a concern: Low Vt logic gate




Figure 2-5 Leakage vs. Delay for a 90nm Library



### **Outline**

- Power Dissipation
  - Static Power Dissipation
  - Dynamic Power Dissipation
- Low Power Design Introduction
- Static Power Reduction
  - Multi Threshold Voltage
- **■** Dynamic Power Reduction
  - Multi Voltage
  - Power Gating
  - RTL and Architecture Design Techniques
  - Clock gating
- Reference




# Multi Voltage

#### Dynamic Power:

$$P_{dyn} = \underbrace{\left(C_{eff} \bullet V_{dd}^2 \bullet f_{clock}\right)}_{\text{Switching power}} + \underbrace{\left(t_{sc} \bullet V_{dd} \bullet I_{peak} \bullet f_{clock}\right)}_{\text{Short circuit power}}$$


- Reducing the Vdd is the most straight forward way to reduce the power.
- However, decreasing Vdd would cause the circuit delay increasing.



\*CMOS example



# Multi Voltage example



- The cache RAMS are run at the highest voltage because they are on the critical timing path.
- The CPU is run at a high voltage because its performance determines system performance.
- The rest of the chip can run at a lower voltage still without impacting overall system performance.



# Multi Voltage Strategies

#### Static Voltage Scaling (SVS):

- Different blocks or subsystems are given different, fixed supply voltages.

#### Multi-level Voltage Scaling (MVS):

- A block or subsystem is switched between two or more voltage levels.
- Only a few, fixed, discrete levels are supported for different operating modes.


### Dynamic Voltage and Frequency Scaling (DVFS):

- An extension of MVS where a larger number of voltage levels are dynamically switched to follow changing workloads.




# Multi Voltage Strategies


- Dynamic Voltage and Frequency Scaling (DVFS):
  - Compute bound in DVFS
  - Chips can only work at the region below compute bound.
  - DVFS must adjust vdd first before raising frequency, and drop frequency first before turning down vdd.






- Connecting 2 power domains at different voltage levels can cause design issues
  - Timing inaccuracy
  - Signals are not propagated
- > A level shifter is required ラ 利用 level shifter 地減圧
  - High to low
  - Low to High



















































### **Outline**

- Power Dissipation
  - Static Power Dissipation
  - Dynamic Power Dissipation
- Low Power Design Introduction
- Static Power Reduction
  - Multi Threshold Voltage

#### **■** Dynamic Power Reduction

- Multi Voltage
- Power Gating
- RTL and Architecture Design Techniques
- Clock gating
- Reference



# **Power Gating**

- The basic idea of power gating is to provide two power modes: A low power mode and an active mode.
- The goal is to switch between these mode to maximize power savings while minimizing the impact to performance.
- Sleep mode (low power mode): shut down power to block of logic.




Figure 4-1 Activity Profile with No Power Gating







Figure 4-3 Realistic Profile with Power Gating






#### Power switching fabric:












#### Power switching fabric:












#### Power switching fabric:












#### Power switching fabric:











#### Power switching fabric:









# Retention registers

- States of some registers in shut-down mode need to be preserved
- Retention registers can store data while in shut-down mode








# **Power Control Sequencing**

Power gating needs a control circuit to schedule the whole procedure.





https://semiengineering.com/knowledge\_centers/low-power/techniques/power-cycle-sequencing/




# Unified Power Format(UPF)


➤ Unified Power Format : TCL-based power specification file

➤ UPF files consists of commands and objects that describe power intent.

≽irun -lps\_1801 <upf\_file>



# Unified Power Format(UPF)



- Create supply nets & supply ports
- Create supply sets and associate power domains
- Create power switches
- Set isolation strategies
- Set level shifter strategies
- Create power state table

For more detail about UPF, please refer to <u>IEEE Standard for Design and Verification of Low-Power</u>, <u>EnergyAware Electronic Systems</u>

#### **Outline**


- Power Dissipation
  - Static Power Dissipation
  - Dynamic Power Dissipation
- Low Power Design Introduction
- Static Power Reduction
  - Multi Threshold Voltage
- **■** Dynamic Power Reduction
  - Multi Voltage
  - Power Gating
  - RTL and Architecture Design Techniques
  - Clock gating
- Reference



## **Architecture Trade-offs: Power/Frequency/Area**

Trade off clock frequency for area to reduce power.


Consider the following reference design



[A. Chandrakasan, JSSC'92]



# **Pipeline**



$$f_{\text{pipe}} = f_{\text{ref}}$$
  
 $V_{\text{DDpipe}} = \varepsilon_{\text{pipe}} \cdot V_{\text{DD ref}}$   
 $C_{\text{pipe}} = (1 + ov_{\text{pipe}}) \cdot C_{\text{ref}}$ 


$$P_{\text{pipe}} = \varepsilon_{\text{pipe}}^2 \cdot (1 + ov_{\text{pipe}}) \cdot P_{\text{ref}}$$

Shallower logic reduces required supply voltage (this example assumes equal  $V_{DD}$  for par / pipe designs)

Assuming 
$$P_{\text{pipe}} = 0.66^2 \cdot 1.1 \cdot P_{\text{ref}} = 0.48 P_{\text{ref}}$$
  
 $ov_{\text{pipe}} = 10\%$ 



#### **Parallel**



Assuming 
$$ov_{par} = 15\%$$

$$P_{\text{par}} = 0.66^2 \cdot \frac{2.15}{2} \cdot P_{\text{ref}} = 0.47 P_{\text{ref}}$$



#### **Outline**

- Power Dissipation
  - Static Power Dissipation
  - Dynamic Power Dissipation
- Low Power Design Introduction
- Static Power Reduction
  - Multi Threshold Voltage

#### **■** Dynamic Power Reduction

- Multi Voltage
- Power Gating
- RTL and Architecture Design Techniques
- Clock gating
- Reference




# **Dynamic Clock Gating**


#### Why do we proceed clock gating


- Reduce the power consumption of registers by turn off the un-used registers
- Reduce the clock switching power

#### Methods

- Gated clock, Bypass data.
- Bypass clock, Gated data.










#### Gated clock, bypass data

- For a design on ASIC, we do clock gating to reduce the power consumption.
- Notice that the gated condition should be chosen carefully

Gated clock, Bypass data




```
ifdef SUPPORT POWER DOWN
  wire G clock;
  wire G sleep = \sim( reset | ctrl1 | (\simctrl2));
  GATED OR GATED_G (
    .CLOCK( clock ),
    .SLEEP CTRL( G sleep ), // gated clock
    .CLOCK GATED( G clock )
  );
else
  wire G_clock = clock;
endif
always@(posedge G clock) begin
       // bypass data
    if (reset) begin
      ..... end
end else if (ctrl1) begin
      ..... end
    else if (~ctrl2) begin
      ..... end
```



#### Gated clock, bypass data

- For a design on ASIC, we do clock gating to reduce the power consumption.
- Notice that the gated condition should be chosen carefully

Gated clock, Bypass data



```
ifdef SUPPORT POWER DOWN
  wire G clock;
  wire G_sleep = ~( reset | ctrl1 | (~ctrl2)
  GATED_OR GATED_G (
    .CLOCK( clock ),
    .SLEEP CTRL( G sleep ), // gated clock
    .CLOCK GATED( G clock )
else

√ G clock = 1


  wire G clock = clock;
                             Clock gated
endif
                             Goldek 不复有
always@(posedge G_clock) begin
       // bypass data
    if (reset) begin
      ..... end
end else if (ctrl1) begin
      ..... end
    else if (~ctrl2) begin
      ..... end
```



#### Gated clock, bypass data

- For a design on ASIC, we do clock gating to reduce the power consumption.
- Notice that the gated condition should be chosen carefully

Gated clock, Bypass data



```
ifdef SUPPORT POWER DOWN
  wire G clock;
  wire G sleep = \sim( reset | ctrl1 | (\simctrl2));
  GATED OR GATED G (
    .CLOCK( clock ),
    .SLEEP CTRL( G sleep ), // gated clock
    .CLOCK GATED( G clock )
  );
                         G sleep = 0
else
                         G clock = clock
  wire G clock = clock;
                         Clock bypass !!
endif
always@(posedge G_clock) begin
       // bypass data
    if (reset) begin
      ..... end
end else if (ctrl1) begin
      ..... end
    else if (~ctrl2) begin
      ..... end
```



#### Bypass clock, Gated data

- For a design on FPGA, the clock tree is pregenerated. It is difficult to implement dynamic gated clock scheme. Thus we do data gating to minimize signal switching.
- In order to logic equivalent with dynamic gated clock design, the data gating condition should be same with dynamic gated clock condition.

```
Bypass clock, Gated data

ctrl1
~ctrl2
reset
clock


G_clock = clock
```

```
ifdef SUPPORT POWER DOWN
  wire G clock;
  wire G sleep = \sim( reset | ctrl1 | (\simctrl2)
  wire G chk en = G sleep;
  GATED OR GATED G (
     .CLOCK( clock ),
     .SLEEP CTRL( 1'b0 ) // bypass clock
     .CLOCK_GATED(G_clock)
 else
  wire G clock = clock;
 `endif
always@(posedge G clock) begin // gated data
  if (!G chk en) begin
    if (reset) begin
      ..... end
    else if (ctrl1) begin
      ..... end
    else if (~ctrl2) begin
      ..... end
  end
lend
```



#### Bypass clock, Gated data

- For a design on FPGA, the clock tree is pregenerated. It is difficult to implement dynamic gated clock scheme. Thus we do data gating to minimize signal switching.
- In order to logic equivalent with dynamic gated clock design, the data gating condition should be same with dynamic gated clock condition.



```
ifdef SUPPORT POWER DOWN
  wire G clock;
  wire G sleep = \sim( reset | ctrl1 | (\simctrl2)
  wire G chk en = G sleep;
  GATED OR GATED G (
     .CLOCK( clock ),
     .SLEEP CTRL( 1'b0 ),
                                     //
     bypass clock
     .CLOCK GATED(G clock)
                            G sleep = 1
 else
                            G chk en =
  wire G clock = clock;
                            Data gated
 endif
always@(posedge G clock) begin // gated data
  if (!G chk en) begin
    if (reset) begin
      ..... end
   else if (~ctrl2) begin ..... end d
  end
lend
```




#### Bypass clock, Gated data

- For a design on FPGA, the clock tree is pregenerated. It is difficult to implement dynamic gated clock scheme. Thus we do data gating to minimize signal switching.
- In order to logic equivalent with dynamic gated clock design, the data gating condition should be same with dynamic gated clock condition.

```
ifdef SUPPORT POWER DOWN
  wire G clock;
  wire G sleep = \sim( reset | ctrl1 | (\simctrl2)
  wire G chk en = G sleep;
  GATED OR GATED G (
     .CLOCK( clock ),
     .SLEEP CTRL( 1'b0 ),
                                       //
     bypass clock
     .CLOCK GATED(G clock)
                              G sleep = 0
 else
                              G \text{ chk en = } 0
  wire G_clock = clock;
                              Data bypass!!
 `endif
always@(posedge G clock) begin // gated data
  if (!G chk en) begin
    if (reset) begin
      ..... end
    else if (ctrl1) begin
      ..... end
    else if (~ctrl2) begin
      ..... end
  end
lend
```




# Clock Gating Efficiently Reduces Power



90% of FFs clock-gated.

70% power reduction by clock gating alone.

[Ref: M. Ohashi, ISSCC'02]




MPEG-4 decoder

30.6 mW






- Clock gating can be implemented by either AND-gating or OR-gating
- The control signal can only change in specific half cycle
  - For clock rising edge trigger registers design
    - For AND gate, the allow switching cycle is clock at low period.
    - For OR gate, the allow switching cycle is clock at high period.





- Clock gating can be implemented by either AND-gating or OR-gating
- The control signal can only change in specific half cycle
  - For clock rising edge trigger registers design
    - For AND gate, the allow switching cycle is clock at low period.
    - For OR gate, the allow switching cycle is clock at high period.







The method of avoid glitch













The method of avoid glitch






- OR-gating is better
  - OR-gating consumes less power than AND-gating
    - For OR-gating, the gated clock is tied at high when the register is turned off.
    - No matter data is toggling, the first latch circuits will not be toggled.
    - For AND-gating, the gated clock is tied at low when the register is turned off.
    - The first latch circuits will consume power as data input is switching.
  - The gating control signals should be generated from clock rising edge
  - flip-flops → stable gating the clock as clock high period
    - Consistent with original clock rising edge trigger registers design
    - It is easier for timing control and analysis





#### Notes


 Writing OR gate in a single module can prevent the OR gate from being optimized with other logics during the synthesis






# **Clock Gating**

Power Saving



Simpler skew management, less area.



- Keep the gates close to the registers. This allows for a fine-grain control on what to turn off and when. It comes at the expense of a more complex skew control and extra area.
- Move the gating devices higher up in the tree, which has the added advantage that the clock distribution network of the sub-tree is turned off. Modules cannot be turned off as often.

#### Reference

- Prof. S.J. Jou, "Low-Power Digital-IC", The lecture note of DIC, 2014.
- S. S. Wang, "Logic Synthesis with Design Compiler", The lecture of CIC course training, August 2008.
- M. Keating, D. Flynn, R. Aitken, A. Gibbons, K. shi, "Low Power Methodology Manual".
- Arman Vassighi, Manoj Sachdev, "Thermal Runaway in Integrated Circuits", June 2006.





**NCTU-EE ICLab Spring-2022** 



Lecturer: Yu Lun, Hsu

#### **Outline**


- Start PrimeTime
- Simulation Flow of PrimeTime
  - Phase 1 -- relative file preparation
  - Phase 2 -- power analysis
- Reports Analysis
- A Power Analysis Script Example



#### **Start PrimeTime**

- Interfaces of PrimeTime
  - Command-line interface
  - pt\_shell
  - Graphical user interface
  - pt\_shell -gui







#### Start PrimeTime (cont.)

- PrimeTime supports command in tcl mode
  - Tcl: tool command language (tcl) has a straightforward syntax.
- Start using PrimeTime
  - Start pt\_shell (the PrimeTime command-line interface)
    - Command : pt\_shell
  - Start PrimeTime graphical user interface (GUI)
    - Command : pt\_shell -gui
  - Run scripts in pt\_shell gui
    - Command: source filename.tcl
  - Get command help
    - Command : man command\_name
  - Exit PrimeTime
    - Command : exit



#### **Simulation Flow**




Figure 4: Power Analysis Flows.

**VCD file:** Contains value changes of a signal. i.e. at what times signals changes their values.

**SAIF** file: contains toggle counts and time information like how much time a signal was in 1 state, 0 state, x state.

It contains cumulative information of vcd.

#### Simulation Flow (cont.)

- PrimeTime's simulation flow contains two phases
  - Phase 1 -- relative file preparation
    - Technology library
    - Gate-level netlist
    - Switching activity file (Value Change Dump file or FSDB file)
    - Synopsys design constraint (SDC file)
    - Standard delay format (SDF file)
    - Parasitic file ( after APR ) (RSPF, SPEF, or DSPF file)
  - Phase 2 -- power analysis
    - Specify search path and link libraries
    - Read design and link design
    - Read switching activity file
    - Set transition time and annotate parasitics
    - Generate power report



#### **Simulation Flow: Phase 1**

- Phase 1 -- related files preparation
  - Technology library
    - The file contains library cells, which has timing, power and characterization information.
    - Internal and leakage power are in the library
    - The library used for power analysis should be the same with the library used for synthesis
    - The technology libraries are provided by foundry, and are specified in the startup file.



#### Simulation Flow: Phase 2

#### Phase 2 -- power analysis

- Specify search path
  - Search path is a list of directories for PrimeTime to read design and library files
  - Command : set search\_path { absolute\_path or relative\_path }
    - Example : set search\_path {../library ./source\_code}
- Specify link library
  - The link\_library variable specifies where and in what order PrimeTime looks for design files and library files for linking the design
  - Command: set link\_library {\* library\_name}
    - ◆ Use an asterisk (\*) to make PrimeTime search for designs in memory
    - Example : set link\_library {\* slow.db}



#### Read design

- The design for power analysis must be a structural, fully mapped gate-level netlist.
- The netlist cannot contain any high-level constructs
- Command : read\_verilog file\_names
  - Example : read\_verilog CHIP.v

#### Set current design

- Before link design, specify the current design first
- Command : current\_design design\_name
  - Example : current\_design YOUR\_DESIGN

#### Link design

- Resolve references in a design
- Command: link\_design [design\_name]
  - design\_name : specify design name to be linked. (Default is current design)
  - Example : link\_design



#### Read switching activity file

- The switching activity information used for power calculation is in the VCD or FSDB format generated and dumped out from the simulation
- Command : read\_vcd [-strip\_path strip] file\_name
  - [-strip\_path strip] : specifies a path prefix that is to be stripped from all the object names read from the VCD file or FSDB file
  - ◆ PrimeTime will transform FSDB file into VCD file automatically
  - ◆ Example : if the VCD or FSDB file is generated from module TESTBED and the instance name of the design is I\_YOUR\_DESIGN
    - → read\_vcd -strip\_path TESTBED/I\_YOUR\_DESIGN CHIP.vcd

#### Read design constraint file

- It is unnecessary to re-specify design constraints. Designer can simply include the SDC file generated during synthesis
- Command : read\_sdc [-syntax\_only] file\_name
  - ◆ [-syntax\_only] : only process the syntax check of SDC file
  - Example : read\_sdc CHIP.sdc



#### Annotate delay information

- Designer can include the delay information generated during synthesis
- Command: read\_sdf [-load\_delay net | cell] [-syntax\_only] file\_name
  - [-load\_delay net | cell]: indicate whether load delays are included in net delays or in cell delays
  - [-syntax\_only]: only process the syntax check of SDC file
  - Example : read\_sdf -load\_delay net CHIP.sdf

#### Set transition time

- PrimeTime uses the transition time defined at each input port to calculate the cell power consumption and transition times for the following logic stages
- Command : set\_input\_transition transition\_time port\_list
  - Example : set\_input\_transition 0.1 [all\_inputs]



- Generate power waveforms
  - To save the power values over time, designer can make PrimeTime stores the power for every event within a given time interval in a waveform file.
  - Command : set\_power\_analysis\_options -waveform\_interval [-format fsdb | out] [-file file\_prefix]
    - waveform\_interval : specify the sampling interval for power calculation (unit : ns)
    - ◆ [-file file\_prefix] : set the prefix for the output files (default : PrimeTime)
    - ◆ [-format fsdb | out ] : specify the waveform format
      - » fsdb : PrimeTime default value, can be viewed by nWave
      - » out : PrimeTime will output a text .out file
      - » rpt : PrimeTime does not output waveform, but display peak power in .rpt file
    - Example : set\_power\_analysis\_options -waveform\_interval 1 -waveform\_format out -waveform\_output vcd

Will create file "vcd.out"



- Generate power waveforms
  - To save the power values over time, designer can make PrimeTime stores the power for every event within a given time interval in a waveform file.
  - Command : set\_power\_analysis\_options -waveform\_interval [-file file\_prefix]
     [-format fsdb | out]
    - -waveform\_output fsdb example

w/o clock gating

w/ clock gating

Pe (CG)

Pe (CG)

> 18,5nle



- Generate default power reports
  - PrimeTime can generate a wide range of reports that provide information about the power consumption
  - Command : report\_power [-file file\_prefix] [-leaf] [-nosplit]
     [-sortby [power | toggle | name]]
    - ◆ [-leaf] : reports power for leaf instances
    - ◆ [-sortby [power | toggle | name]] : sort the instances in the .rpt file

```
» Power : sort by power values» Toggle : sort by toggle counts» Name : sort by name
```

- ◆ [-nosplit]: to prevent line-splitting or section-breaking
- ◆ Example : report\_power -file CHIP -sortby power -leaf




# Reports Analysis

#### ✓ Default power report analysis

```
Internal Switching Leakage Total
Power Group
                    Power
                             Power Power
                                                Power
                                                       ( %) Attrs
                     0.0000 0.0000 0.0000 0.0000 (0.00%)
clock network
                   2.213e-03 4.254e-05 1.126e-06 2.257e-03 (81.94%) i
register
combinational
                    3.232e-04 1.713e-04 2.802e-06 4.973e-04 (18.06%)
sequential
                      0.0000 0.0000 0.0000 0.0000 (0.00%)
memory
                      0.0000 0.0000 0.0000 0.0000 (0.00%)
                      0.0000 0.0000 0.0000 0.0000 (0.00%)
io pad
black box
                      0.0000 0.0000 0.0000 0.0000 (0.00%)
 Net Switching Power = 2.139e-04
                               (7.77%)
 Cell Internal Power = 2.536e-03 (92.09%)
 Cell Leakage Power = 3.928e-06
                               (0.14%)
   Intrinsic Leakage = 3.928e-06
   Gate Leakage
                   = 0.0000
Total Power
                   = 2.754e-03 (100.00%)
X Transition Power
                   = 2.613e-06
Glitching Power
                   = 0.0000
Peak Power
                   = 0.0247
                   = 114120
Peak Time
```



# Appendix A Dynamic Clock Gating For Different Syntheses



# ✓ A general design Verilog coding

- For ASIC synthesis
  - define FPGA\_SYN 0
  - Bypass data, gated clock
- For FPGA synthesis
  - `define FPGA SYN 1
  - Gated data, bypass clk

```
ifdef SUPPORT POWER DOWN
  wire G clock;
  wire G sleep = \sim( reset | ctrl1 | (\simctrl2));
  wire G gated = G sleep & ~( `FPGA SYN
  wire G chk en = (`FPGA SYN == 0)? 1'b0:
   G sleep;
  GATED OR GATED G (
     .CLOCK( clock ),
     .SLEEP CTRL( G gated ),
     .CLOCK GATED( G clock )
else
  wire G clock = clock;
  wire G chk en = 0;
endif
always@(posedge G clock)
begin
  if (!G_chk_en)
   begin
    if (reset)
     beain
       ..... end
    else if (ctrl1)
     begin
       ..... end
    else if (~ctrl2)
     begin
       ..... end
  end end
```



# ✓ A general design Verilog coding

- For ASIC synthesis
  - define FPGA\_SYN 0
  - Bypass data, gated clock
- For FPGA synthesis
  - `define FPGA SYN 1
  - Gated data, bypass clk

```
ifdef SUPPORT POWER DOWN
  wire G clock;
  wire G sleep = \sim( reset | ctrl1 | (\simctrl2) );
  wire G_gated = G_sleep & ~( `FPGA SYN );
  wire G chk en = ( `FPGA SYN == 0 )? 1'b0 : G sleep;
  GATED_OR GATED_G (
     .CLOCK( clock ),
     .SLEEP CTRL( G gated ),
     .CLOCK GATED( G clock )
                           FPGA SYN = 0
else
                           G \text{ chk en} = 0
  wire G clock = clock;
  wire G chk en = 0;
                           Data bypass !!
endif
always@(posedge G clock)
begin
 (if (!G_chk_en)
   beam
     if (reset)
     begin
       ..... end
     else if (ctrl1)
     begin
       ..... end
     else if (~ctrl2)
     begin
       ..... end
  end end
```



# ✓ A general design Verilog coding

- For ASIC synthesis
  - define FPGA SYN 0
  - Bypass data, gated clock
- For FPGA synthesis
  - `define FPGA SYN 1
  - Gated data, bypass clk

```
ifdef SUPPORT POWER DOWN
  wire G clock;
  wire G sleep = \sim( reset | ctrl1 | (\simctrl2) );
  wire G_gated = G_sleep & ~( `FPGA SYN );
  wire G chk en = ( `FPGA SYN == 0 )? 1'b0 : G sleep;
  GATED_OR GATED_G (
     .CLOCK( clock ),
     .SLEEP CTRL( G gated ),
     .CLOCK GATED( G clock )
                          FPGA SYN = 0
else
                          G \text{ chk en} = 0
  wire G clock = clock;
  wire G chk en = 0;
                           Data bypass !!
endif
                          G gated = G sleep
always@(posedge G_clock) If G_sleep = 1
begin
                             G \ clock = 1
 (if (!G_chk_en)
                           Clock gated !!
   beam
    if (reset)
     begin
       ..... end
     else if (ctrl1)
     begin
       ..... end
     else if (~ctrl2)
     begin
       ..... end
  end end
```



# **Revision History**

- 2007 Kuan-Ling Kuo (amos@si2lab.org)
- 2008 Yao-Lin Chen (arryz@si2lab.org)
- 2013 Yu-Tao Yang (<u>futurestar@si2lab.org</u>)
  - Rong-Jie Liu (johnny510.ee98@g2.nctu.edu.tw)
- 2014 Hsin\_Yi Yu (<u>cindy19212002@gmail.com</u>)
- 2015 Sheng Wan (vjod@si2lab.org)
  - Renxuan Yu (<u>yurx1123@gmail.com</u>)
- 2017 Tsu-Jui Hsu (johnson711309@gmail.com)
- 2018 Po-Yu Huang (<u>hpy35269@gmail.com</u>)
  - Chien-Hao Chen (coreldraw8083@gmail.com)
- 2019 Chi-Yuan Sung (sam850325@gmail.com)
- 2020 Cheng-Han Huang (<u>huang50216@gmail.com</u>)
- 2021 Shao-Wen Cheng (<u>shaowen0213@gmail.com</u>)
- 2022 Yu-Lun Hsu (hdy986@gmail.com)

