3TB4 Lab 1 Report

Lin Fu **ful10** **400234794**

Keyin Liang **liangk10** **400236736**

D flip-flop simulation:



D flipflop with active low synchronous reset:



D flipflop with active low synchronous reset and active low enable:



D latch:



Multiplexer:



Counter:



Lab1part3 RTL view:



Lab1part3 Pin Planner:



Node Name	Direction	Location	I/O Bank	VREF Group	itter Location	I/O Standard	Reserved	urrent Streng	Slew Rate	ifferentia
HEX0[6]	Output	PIN_AH28	5A	B5A_N0	PIN_AH28	2.5 V		12mA ...ault)	1 (default)	
HEX0[5]	Output	PIN_AG28	5A	B5A_N0	PIN_AG28	2.5 V		12mA ...ault)	1 (default)	
HEX0[4]	Output	PIN_AF28	5A	B5A_N0	PIN_AF28	2.5 V		12mA ...ault)	1 (default)	
HEX0[3]	Output	PIN_AG27	5A	B5A_N0	PIN_AG27	2.5 V		12mA ...ault)	1 (default)	
HEX0[2]	Output	PIN_AE28	5A	B5A_N0	PIN_AE28	2.5 V		12mA ...ault)	1 (default)	
HEX0[1]	Output	PIN_AE27	5A	B5A_N0	PIN_AE27	2.5 V		12mA ...ault)	1 (default)	
HEX0[0]	Output	PIN_AE26	5A	B5A_N0	PIN_AE26	2.5 V		12mA ...ault)	1 (default)	
KEY[3]	Input	PIN_Y16	3B	B3B_N0	PIN_Y16	2.5 V		12mA ...ault)		
KEY[2]	Input				PIN_F8	2.5 V ...fault)		12mA ...ault)		
KEY[1]	Input				PIN_AJ16	2.5 V ...fault)		12mA ...ault)		
KEY[0]	Input	PIN_AA14	3B	B3B_N0	PIN_AA14	2.5 V		12mA ...ault)		
SW[9]	Input	PIN_AE12	3A	B3A_N0	PIN_AE12	2.5 V		12mA ...ault)		
SW[8]	Input	PIN_AD10	3A	B3A_N0	PIN_AD10	2.5 V		12mA ...ault)		
SW[7]	Input				PIN_B12	2.5 V ...fault)		12mA ...ault)		
SW[6]	Input				PIN_K8	2.5 V ...fault)		12mA ...ault)		
SW[5]	Input				PIN_H13	2.5 V ...fault)		12mA ...ault)		
SW[4]	Input				PIN_AH29	2.5 V ...fault)		12mA ...ault)		
SW[3]	Input	PIN_AF10	3A	B3A_N0	PIN_AF10	2.5 V		12mA ...ault)		
SW[2]	Input	PIN_AF9	3A	B3A_N0	PIN_AF9	2.5 V		12mA ...ault)		
SW[1]	Input	PIN_AC12	3A	B3A_N0	PIN_AC12	2.5 V		12mA ...ault)		
SW[0]	Input	PIN_AB12	3A	B3A_N0	PIN_AB12	2.5 V		12mA ...ault)		
clk_50	Input	PIN_AF14	3B	B3B_N0	PIN_AF14	2.5 V		12mA ...ault)		
<<new node>>										

Lab1part3 complication report:



Answers to lab questions:

1. The DE1-SoC.qsf file includes all the available pin assignments on the DE1-SoC board. By importing this file to the Assignment Editor, it automatically assign pins with names pre-defined in the file, it simplifies the pin assignment process during the lab so we don't have to assign every pin manually.

2.

- Total number of logic elements used by your circuit: 24
- Total number of registers: 38
- Total number of pins: 22
- The maximum number of logic elements that can fit on the FPGA you used: 32,070

Code for lab1part3:

Text Editor - C:/Users/LinF/Documents/School/Winter2023/3TB4/lab1/lab1part3/lab1part3 - lab1part3 - [lab1part3.v]

File Edit View Project Processing Tools Window Help

Search altera.com

```
1  module lab1part3 (input [9:0] SW, input [3:0] KEY, input clk_50, output [6:0] HEX0);
2     reg [6:0] reg_LEDs;
3     wire [3:0] key_counter;
4     wire [3:0] disp_in;
5     wire [6:0] disp_out;
6     wire [29:0]clk_count;
7     wire [3:0] off = 4'b1111;
8     assign HEX0 = disp_out;
9
10    keycounter c1(.reset(KEY[0]), .key_press(KEY[3]), .result(key_counter));
11    timer t1(.clk(clk_50), .reset(KEY[0]), .result_50(clk_count));
12    fourBitMultipexer m1(.sel(SW[9:8]), .a(SW[3:0]), .b(key_counter), .c(clk_count[29:26]), .d(off), .q(disp_in));
13    sevenSegDecoder d1(.SW(disp_in), .HEX0(disp_out));
14
15 endmodule
16
17 module keycounter(input reset, key_press, output reg[3:0] result);
18    always @(posedge key_press, negedge reset) begin
19       if (!reset) begin
20          result <= 4'b0;
21       end
22       else if (key_press) begin
23          result <= result + 1'b1;
24       end
25       else if (result == 4'b1111 && key_press) begin
26          result <= 4'b0;
27       end
28    end
29 endmodule
30
31 module timer(input clk, reset, output reg[29:0] result_50);
32    always @(posedge clk, negedge reset) begin
33       if (!reset) begin
34          result_50 <= 30'b0;
35       end
36       else begin
37          result_50 <= result_50 + 1'b1;
38       end
39    end
40 endmodule
41
42
43 module fourBitMultipexer (sel, a, b, c, d, q);
44    input [1:0]sel;
45    input [3:0]a;
46    input [3:0]b;
47    input [3:0]c;
48    input [3:0]d;
49    output reg [3:0]q;
50
51    always @ (sel) begin
52       case (sel)
53          2'b00 : q <= a;
54          2'b01 : q <= b;
55          2'b10 : q <= c;
56          2'b11 : q <= d;
57       endcase
58    end
59 endmodule
60
61
62 module sevenSegDecoder (input [3:0] SW, output [6:0] HEX0);
63    reg [6:0] reg_LEDs;
64
65    assign HEX0[0]= ( (SW[2]&(~SW[1])&(~SW[0])) | ((~SW[3])&(~SW[2])&(~SW[1])&SW[0]) | (SW[3]&SW[1]) );
66    assign HEX0[1]= ( (SW[2]&(~SW[1])&SW[0]) | (SW[3]&SW[2]&SW[0]) | ((~SW[3])&SW[2]&SW[1]&(~SW[0])) | (SW[3]&(~SW[2])&Sl
67    assign HEX0[6:2]=reg_LEDs[6:2];
68
69    always @(*) begin
70       case (SW)
71          4'b0000: reg_LEDs[6:2]=5'b10000; //7'b1000000 decimal 0
72          4'b0001: reg_LEDs[6:2]=5'b11110; //7'b1111001 decimal 1
```

100% 00:00:01

```
module sevenSegDecoder (input [3:0] SW, output [6:0] HEX0);
   reg [6:0] reg_LEDs;

   assign HEX0[0]= ( (SW[2]&(~SW[1])&(~SW[0])) | ((~SW[3])&(~SW[2])&(~SW[1])&SW[0]) | (SW[3]&SW[1]) );
   assign HEX0[1]= ( (SW[2]&(~SW[1])&SW[0]) | (SW[3]&SW[2]&SW[0]) | ((~SW[3])&SW[2]&SW[1]&(~SW[0])) | (SW[3]&(~SW[2])&SW[1]&(~SW[0])) );
   assign HEX0[6:2]=reg_LEDs[6:2];

   always @(*) begin
      case (SW)
         4'b0000: reg_LEDs[6:2]=5'b10000; //7'b1000000 decimal 0
         4'b0001: reg_LEDs[6:2]=5'b11110; //7'b1111001 decimal 1
         4'b0010: reg_LEDs[6:2]=5'b01001; //7'b0100100 decimal 2
         4'b0011: reg_LEDs[6:2]=5'b01100; //7'b0110000 decimal 3
         4'b0100: reg_LEDs[6:2]=5'b00110; //7'b0011001 decimal 4
         4'b0101: reg_LEDs[6:2]=5'b00100; //7'b0010010 decimal 5
         4'b0110: reg_LEDs[6:2]=5'b00000; //7'b0000010 decimal 6
         4'b0111: reg_LEDs[6:2]=5'b11110; //7'b1111000 decimal 7
         4'b1000: reg_LEDs[6:2]=5'b00000; //7'b0000000 decimal 8
         4'b1001: reg_LEDs[6:2]=5'b00100; //7'b0010000 decimal 9
         4'b1010: reg_LEDs[6:2]=5'b10001; //7'b1000111 letter L
         4'b1011: reg_LEDs[6:2]=5'b11110; //7'b1111001 letter I
         4'b1100: reg_LEDs[6:2]=5'b10010; //7'b1001001 letter N
         4'b1101: reg_LEDs[6:2]=5'b00011; //7'b0001110 letter F
         4'b1110: reg_LEDs[6:2]=5'b10000; //7'b1000001 letter U
         4'b1111: reg_LEDs[6:2]=5'b11111; //7'b1111111 OFF
      /* finish the case block */
         default: reg_LEDs[6:2] = 5'bx;
      endcase
   end
endmodule

```