

# Mechtron 3TB4: Embedded Systems Design II

## Tutorial Lab 1

### Introduction to Quartus Prime and DE1-SoC

**Reports Due:** By the start of your lab sessions next week (along with the pre-lab report)

## Goals

- Introduce the Quartus Prime software
- Learn how to describe simple circuitry in Verilog HDL  
Note: **The following documents may help you with your lab. Please go over them at your convenience, in addition to the class notes.**
- Introduction to the software  
Go to ALTERA's web site at:  
<https://www.altera.com/products/design-software/fpga-design/quartus-prime/overview.html>
- After you install the software (see "Activities" below) you may find more help topics under the "Help" menu.
- You may also wish to consult <http://www.asic-world.com/verilog/index.html> for lessons and references on Verilog HDL.

## Lab Equipment and Software

In this tutorial you will be introduced to the new development board that we will use for future labs. Altera's DE1-SoC development board is built around an FPGA device that can be programmed to implement arbitrary logic circuits. The FPGA is connected to many on-board peripherals, as shown in Figure 1.

## Peripheral connections

This device contains many peripherals that can be used with the FPGA. The file [DE1-SoC.qsf](#) provides a pin-map to connect the FPGA's output ports to the surrounding peripherals. For this lab, you will be required to use the DE1-SoC pin assignments to interface with the peripherals of the DE1-SoC development board.

## Cyclone V FPGA

The Cyclone V FPGA will be used to implement the hardware logic.

## Software Environment

The software environment consists of the Quartus Prime CAD tool.



You need to download 1) Quartus Prime (includes Nios II EDS). 2) ModelSim-Intel FPGA Edition (includes Starter Edition). 3) Cyclone V device support.

2. The FAQ for SE2DA4 at <http://www.cas.mcmaster.ca/~leduc/FAQ.html> contains some useful information about the DE1-SoC board. This FAQ also provides details for setting up the license and some instructions for programming the board and simulating a project. Reading this FAQ should help you with your labs.
3. Complete the tutorial “[Quartus Prime Introduction Using Verilog Designs](#)” available on the course web page. You do not need to complete Sections 8 and 10 if you do not have the DE1-SoC board at home.

## In the Lab

In the lab you need to work in groups. Using one of the computers in the lab, create a new Quartus project, as you learned in the “[Quartus Prime Introduction Using Verilog Designs](#)” tutorial.

1. Connect the DE1-SoC board to its power supply.
2. Follow Section 7 of the tutorial for pin assignment. **Alternatively**, you can import pin assignments from the DE1-SoC.qsf file provided on the course web page. To assign pins by importing the file DE1-SoC.qsf, you need to use the DE1-SoC peripheral names as in the file DE1-SoC.qsf. In the pin assignment file DE1-SoC.qsf, the pins are assigned by sentences like: “set\_location\_assignment PIN\_AB12 -to SW[0]”. In this sentence, the pin is “PIN\_AB12”, the peripheral name is “SW[0]”, which is the first toggle switch on the DE1-SoC board.
3. **Before compiling, make sure that all unused pins are reserved as “Input tri-stated”.** This option is available under **Assignments | Device > Device and Pin Options > Unused Pins**.
4. Complete Sections 8 and 10 of the [Quartus Prime Introduction Using Verilog Designs](#) tutorial.
5. Show the compiled circuit to one of the TAs and take a screenshot of the compilation report for inclusion in your report.
6. Use functional simulation to verify the intended function of the circuit.

**Note:** The steps in this document: DE1\_SoC\_Quartus17\_Simulation\_Notes.pdf need to be completed before simulating

**Note:** For Quartus Prime version 17.1, timing simulations are not supported for the Cyclone V FPGA. For a project that is set up for Cyclone V, the result of running a timing simulation will be identical to the functional simulation.

7. Complete the tutorial “[Introduction to Simulation of Verilog Designs](#)” available on the course web page.

**Please Note:** In some situations, some nodes may be “synthesized away” during the synthesis and analysis process, as a result it is not possible to observe these nodes during simulation or the signal probing process. Verilog HDL provides some synthesis attributes to direct Analysis & Synthesis to keep them intact. These attributes include “/\*synthesis keep \*/”, “/\*synthesis preserve \*/” and “/\*synthesis nopruno \*/”. For more details about these three synthesis attributes, please read the appropriate Quartus help files or other materials available on the web.

With Quartus version 17.1 and the Modelsim-Altera simulator, the above mentioned synthesis attributes and directives appear to not work well. To correctly simulate some nets or regs in your modules that would be “synthesized away”, please temporarily declare them as output ports. In this lab project, there is no node that will be “synthesized away”, but it may happen with your later lab projects.

8. Show the result of your simulation to one of the TAs and take screenshots for your report.

## Report

Describe what you did in this tutorial, and include the screen shots taken during various experiments. You are also required to submit the pre-lab report as described in the Lab 1 document. This material must be submitted at the start of Lab 1.