DSD Final Checkpoint Scores

1. Baseline

(1) Area: (um²)

截圖:

```
***********
Report : area
Design : CHIP
Version: U-2022.12
Date : Thu May 30 13:27:22 2024
Library(s) Used:
     typical (File: /home/raid7 2/course/cvsd/CBDK IC Contest/CIC/SynopsysDC/db/typical.db)
                                              1594
Number of ports:
                                             22073
Number of nets:
Number of cells:
                                             19186
Number of combinational cells:
                                            15059
Number of sequential cells:
                                             3961
Number of macros/black boxes:
Number of buf/inv:
                                                 0
                                              1551
Number of references:
DUT/Inv area: 130044.604528
Noncombinational area: 11513.464187
Macro/Black Box area: 0.000000
Net Interconnect area: 2614886.804047
                                    245328.615091
Total cell area:
Total area:
                                   2860215.419137
```

(2) Total Simulation Time of given noHazard testbench: 1705 (ns)

截圖:

RTL:

Gate Level:

(3) Total Simulation Time of given has Hazard testbench: 17695 (ns)

截圖:

RTL:

Gate Level:

```
\(\frac{\capactor}{\capactor}\) CONGRATULATIONS!! The simulation result is PASS!!!

\(\frac{\capactor}{\capactor}\) CONGRATULATIONS!! The simulation result is PASS!!!

\(\frac{\sqrt{\capactor}{\capactor}\} \) CINC S imulation time 17605000 VCS S imulation Report

Time: 17605000 ps

CPU Time: 4.610 seconds; Data structure size: 5.6Mb

Thu May 30 13:41:14 2024

CPU time: 7.610 seconds to compile + 2.554 seconds to elab + 1.371 seconds to link + 4.666 seconds in simulation
```

(4) Clock cycle for post-syn simulation (cycle in testbench, not cycle in sdc): (ns) Ans: 10 (ns)