# **DSD Final Project Scores**

Team12 胡芝瑜 連茂翔 朱翔榆

#### 1. BrPred

(1) Total execution cycles of given I\_mem\_BrPred: 373 cycles

截圖:

(2) Total execution cycles of given I\_mem\_hasHazard: 2304 cycles

截圖:

(3) Synthesis area of BPU (Total area of BrPred minus baseline design, two design clock cycle need to be same): 29018.8(um<sup>2</sup>)

BrPred area: 272500.6 (um<sup>2</sup>)

```
Number of ports: 1557
Number of nets: 22715
Number of cells: 21181
Number of combinational cells: 17151
Number of sequential cells: 3896
Number of macros/black boxes: 0
Number of buf/inv: 3085
Number of references: 144
Combinational area: 160490.865983
Buf/Inv area: 22110.332417
Noncombinational area: 112009.726698
Macro/Black Box area: 0.000000
Net Interconnect area: 2493879.441101
Total cell area: 272500.592681
Total area: 2766380.033782
```

Baseline\_area: 243481.8 (um<sup>2</sup>)

```
Number of ports: 1557
Number of nets: 21181
Number of cells: 18941
Number of combinational cells: 3884
Number of sequential cells: 3884
Number of macros/black boxes: 0
Number of buf/inv: 2367
Number of references: 149

Combinational area: 131708.054936
Buf/Inv area: 16777.101616
Noncombinational area: 111773.787834
Macro/Black Box area: 0.000000
Net Interconnect area: 243481.842770
Total area: 2644167.529416
```

### 2. Compressed instructions

(1) Area (Total area of compressed design minus baseline design, two design clock cycle need to be same):18070.6 (um²)

#### 截圖:

Compression\_area: 261552.4(um<sup>2</sup>)

Number of ports: 1557 Number of nets: 22526 Number of cells: 21514 Number of cells: 21514 Number of combinational cells: 17415 Number of sequential cells: 3965 Number of macros/black boxes: 0 Number of buf/inv: 2504 Number of references: 141 Combinational area: 147349.594784 Buf/Inv area: 17900.780396 Noncombinational area: 114202.767160 Macro/Black Box area: 0.000000 Net Interconnect area: 2571206.615662	r	
Number of cells: 21514 Number of combinational cells: 17415 Number of sequential cells: 3965 Number of macros/black boxes: 0 Number of buf/inv: 2504 Number of references: 141 Combinational area: 147349.594784 Buf/Inv area: 17900.780396 Noncombinational area: 114202.767160 Macro/Black Box area: 0.000000 Net Interconnect area: 2571206.615662	Number of ports:	1557
Number of combinational cells: 17415     Number of sequential cells: 3965     Number of macros/black boxes: 0     Number of buf/inv: 2504     Number of references: 141     Combinational area: 147349.594784     Buf/Inv area: 17900.780396     Noncombinational area: 114202.767160     Macro/Black Box area: 0.000000     Net Interconnect area: 2571206.615662	Number of nets:	22526
Number of sequential cells:         3965           Number of macros/black boxes:         0           Number of buf/inv:         2504           Number of references:         141           Combinational area:         147349.594784           Buf/Inv area:         17900.780396           Noncombinational area:         114202.767160           Macro/Black Box area:         0.000000           Net Interconnect area:         2571206.615662	Number of cells:	21514
Number of macros/black boxes:         0           Number of buf/inv:         2504           Number of references:         141           Combinational area:         147349.594784           Buf/Inv area:         17900.780396           Noncombinational area:         114202.767160           Macro/Black Box area:         0.000000           Net Interconnect area:         2571206.615662	Number of combinational cells:	17415
Number of buf/inv:         2504           Number of references:         141           Combinational area:         147349.594784           Buf/Inv area:         17900.780396           Noncombinational area:         114202.767160           Macro/Black Box area:         0.000000           Net Interconnect area:         2571206.615662	Number of sequential cells:	3965
Number of references:       141         Combinational area:       147349.594784         Buf/Inv area:       17900.780396         Noncombinational area:       114202.767160         Macro/Black Box area:       0.000000         Net Interconnect area:       2571206.615662	Number of macros/black boxes:	0
Combinational area: 147349.594784 Buf/Inv area: 17900.780396 Noncombinational area: 114202.767160 Macro/Black Box area: 0.000000 Net Interconnect area: 2571206.615662	Number of buf/inv:	2504
Buf/Inv area:       17900.780396         Noncombinational area:       114202.767160         Macro/Black Box area:       0.000000         Net Interconnect area:       2571206.615662	Number of references:	141
Buf/Inv area:       17900.780396         Noncombinational area:       114202.767160         Macro/Black Box area:       0.000000         Net Interconnect area:       2571206.615662		
Noncombinational area: 114202.767160 Macro/Black Box area: 0.000000 Net Interconnect area: 2571206.615662	Combinational area:	147349.594784
Macro/Black Box area: 0.000000 Net Interconnect area: 2571206.615662	Buf/Inv area:	17900.780396
Net Interconnect area: 2571206.615662	Noncombinational area:	114202.767160
	Macro/Black Box area:	0.000000
Total coll area: 261552 261945	Net Interconnect area:	2571206.615662
Total coll area: 261552 261945		
	Total cell area:	261552.361945
Total area: 2832758.977607	Total area:	2832758.977607

Baseline\_area: 243481.8(um<sup>2</sup>)

```
Number of ports: 1557
Number of nets: 21181
Number of cells: 18941
Number of combinational cells: 14923
Number of sequential cells: 3884
Number of sequential cells: 3884
Number of buf/inv: 2367
Number of buf/inv: 2367
Number of references: 149

Combinational area: 131708.054936
Buf/Inv area: 16777.101616
Noncombinational area: 111773.787834
Macro/Black Box area: 0.000000
Net Interconnect area: 2404085.686646

Total cell area: 243481.842770
Total area: 2644167.529416
```

(2) Total Simulation Time of given I\_mem\_compression: 2089.8(ns)

### 截圖:

- (3) Area\*Total Simulation Time: 37763939.88(um<sup>2</sup> \* ns)
- (4) Clock cycle for post-syn simulation (cycle in testbench, not cycle in sdc): 3.6(ns)

## 3. Q\_sort

(1) Area: 283952.95(um<sup>2</sup>)

## 截圖:

```
Library(s) Used:
typical (File: /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/t
ypical.db)
Number of ports:
Number of nets:
Number of cells:
Number of combinational cells:
Number of sequential cells:
Number of macros/black boxes:
Number of buf/inv:
                                                               1557
                                                              19981
                                                              14929
Number of references:
                                                                 158
Combinational area:
                                                 155288.335115
[Buf/Inv area:
[Noncombinational area:
                                                 24177.765593
128664.617413
Macro/Black Box area:
                                                         0.000000
Net Interconnect area:
                                                2305625.186279
[Total cell area:
[Total area:
                                                283952.952527
2589578.138807
```

(2) Best Total Simulation Time :473991.75 (ns) (either using compressed or uncompressed instructions) (we use compressed & old Final\_tb)

#### 截圖:

- (3) Area\*Total Simulation Time:  $1.3459 \times 10^{11} \text{ (um}^2 \text{ * ns)}$
- (4) Clock cycle for post-syn simulation (cycle in testbench, not cycle in sdc):2.7 (ns)