## **DSD HW2**

- Gate-level simulation clock cycle : 3.6
- Total cell area = 90,386.548917
- Cost =  $90,386.548917 \times 3.6 = 325,391.5761012$

Infe	erred memory device in routine CHI '/home	P line 173 :	in file	602013/DS	SD_HW2/ver	rilog/CHIP.v'.	
<u></u>	Register Name	Туре	Width	Bus	MB   AR	AS   SR   SS   S	=== Т   ===
I	PC_r_reg	Flip-flop	32	Y	N   Y	N   N   N   N	Ī