Lab2 report

B10902105 何珮瑄

Modules

Besides modules implemented in lab1, I add new modules below:

ALU_Control

Besides the origin ALUCtrl_i s, I added two more determine for lw\sw and beq.

Branch Unit

```
There are five inputs RS1data_i RS2data_i Branch_i ID_pc_i imm32_i and two outputs Flush_o jump_addr_o.
```

if two register sources (RS1data_i and RS2data_i) are identical, a program jump is required, it sets Flush_0 to 1. Additionally, it calculates and assigns the jump address (jump_addr_0) as the sum of the current program counter (ID_pc_i) and the left-shifted immediate value (imm32_i by 1).

Control

```
Besides the origin control signal, I added Noop_i MemtoReg_o MemRead_o MemWrite_o

Branch_o.
```

IFID

```
IFID has inputs <code>clk_i</code> <code>rst_i</code> <code>stall_i</code> <code>Flush_i</code> <code>pc_i</code> <code>instr_i</code> and two outputs <code>pc_o</code> and <code>instr_o</code>.
```

```
When sensing every positive <code>clk_i</code> and <code>rst_i</code>, if not <code>stall_i</code> it will update <code>pc_o</code> to <code>pc_i</code> and <code>instr_o</code> to <code>instr_i</code>. But if the <code>Flush_i</code> bit is on, it will set both <code>pc_o</code> and <code>instr_o</code> to 0.
```

IDEX

```
Except for clk_i and rst_i, there are ALUOP_i ALUSTC_i RegWrite_i MemtoReg_i

MemRead_i MemWrite_i RS1addr_i RS2addr_i RS1data_i RS2data_i funct_i imm32_i

RDaddr_i and corresponding output.
```

Lab2 report

IDEX will update output registers to their corresponding input at every positive clock edge.

EXMEM

EXMEM acts just like IDEX, but having a different set of input/output: ALUres Regwrite

MemtoReg MemRead MemWrite RS2data RDaddr

EXMEM will update output registers to their corresponding input at every positive clock edge.

MEMWB

MEMWB acts just like IDEX and EXMEM, but having a different set of input/output:

```
ALUres RegWrite MemtoReg Memdata RDaddr.
```

MEMWB will update output registers to their corresponding input at every positive clock edge.

Forwarding Unit

```
Forwarding Unit has input: <code>EX_RS1addr_i</code> <code>EX_RS2addr_i</code> <code>MEM_RegWrite_i</code>

<code>MEM_RDaddr_i</code> <code>WB_RegWrite_i</code> <code>WB_RDaddr_i</code> and two outputs <code>ForwardA_o</code>

<code>ForwardB_o</code>. As written in the spec, there are four if-statements to decide if there is <code>EX hazard on rs1\rs2</code> or <code>MEM hazard on rs1\rs2</code>. If there are hazards, <code>ForwardA_o</code> and <code>ForwardB_o</code> will be to 10 or 01, indicating <code>EX hazard</code> and <code>MEM hazard respectively</code>.
```

Hazard Detection

```
There are four inputs RS1addr_i RS2addr_i EX_MemRead_i EX_RDaddr_i and three outputs NoOp_o Stall_o PCWrite_o.
```

As written in the slides, the detection unit will check whether there is a hazard caused by load instructions. If there is one, set NOOP_0 to 1, Stall_0 to 1 and PCWrite_0 to 0, else, set NOOP_0 to 0, `Stall_0 `to 0 and PCWrite_0 to 1.

MUX32W

For the multiplexer with 3 inputs, I added a new module to implement. With inputs data1_i data2_i data3_i select_i and output data_o.

MUX_PC

Lab2 report

I also added a new mux before updating the PC, with two inputs, the first one is the original PC+4 and the other one is <code>jump_addr_o</code> that comes from Branch_Unit. The select bit is <code>Flush</code> from Branch_Unit as well, therefore if <code>Flush</code> is set, the new PC will be updated to <code>jump_addr_o</code>.

CPU

Finally, the CPU connects these components together as the final data path given in the spec.

Difficulty

Debugging during the lab proves challenging primarily due to the setup involving numerous wires, making it difficult to pinpoint the source of bugs. To make sure what value does each wire carry, I printed all out and manually checked for every cycle.

The other trouble I face is the reset signal. Initially I only assign ALUOP_0 <= ALUOP_i in the pipeline registers, however the PC was never working since the first cycle. Not until I asked for help that I knew that these pipeline registers have to be set to 0 at ~rst_i.

Development Environment:

macOS & iverilog

Lab2 report