CA Lab3 report

B10902105 何珮瑄

Modules

Besides modules implemented in lab1, I add new modules below:

branch_check

```
There are 5 inputs Branch_i branch_result_i predict_i Imm_i PC_i Flush_o PC_o and two outputs Flush_o PC_o.
```

This module is to check if the prediction is correct. First initialize <code>Flush_o</code> to zero, and if <code>branch_reslut_i</code> is not equal to <code>predict_i</code> which indicates making a wrong predict, then set <code>Flush_o</code> to 1.

Besides, if branch_result_i is true, than calculate the target address PC_0 = PC_i + (Imm_i << 1), on the other hand if branch_result_i is false, PC_0 = PC_i + 4.

branch_predictor

```
there are 5 inputs <code>clk_i</code> <code>rst_i</code> <code>Branch_i</code> <code>update_i</code> <code>result_i</code> and a output <code>predict_o</code> this module is the implement of the state diagram in spec, which updates the history based on the actual branch outcome (<code>update_i</code>) and the predicted outcome (<code>result_i</code>).
```

- If the prediction is correct, the history is reinforced in the corresponding direction (strongly taken or strongly not taken).
- If the prediction is incorrect, the history is weakened in the corresponding direction.

branch_result

this module performs a logical AND operation on the inputs <code>zero_i</code> and <code>Branch_i</code>. The output <code>result_o</code> will be true if both inputs are true, meaning that there should be a branch.

branch

there are 4 inputs Branch_i predict_i Imm_i PC_i and 2 output Flush_o PC_o.

CA Lab3 report

If both <code>Branch_i</code> and <code>predict_i</code> are true, it indicates that the branch is predicted and taken, triggering a pipeline flush (<code>Flush_o</code> set to 1).

Flush

```
there are 4 inputs <code>IFID_Flush_i</code> <code>IDEX_Flush_i</code> <code>IFID_Branch_PC_i</code> <code>IDEX_Branch_PC_i</code> and two outputs <code>IFID_Flush_o</code> and <code>branch_PC_o</code>
```

The IFID_Flush_0 is initially set to 0. If a flush is required in the IDEX stage (IDEX_Flush_i is 1):

- Set branch_PC_o to the program counter associated with the branch instruction in the IDEX stage (IDEX_branch_PC_i).
- Set IFID_Flush_o to 1.
- If no flush is required in the IDEX stage but a flush is required in the IFID stage
 (IFID_Flush_i is 1):
 - Set branch_PC_0 to the program counter associated with the branch instruction in the IFID stage (IFID_branch_PC_i).
 - Set IFID_Flush_o to 1.
- If neither flush condition is met, set IFID_Flush_o to 0.

CPU

Finally, the CPU connects these components together as the final data path given in the spec.

Difficulty

I've encountered a twofold challenge. First, distinguishing between two types of flushes has proven tricky. One type is triggered when the branch predictor anticipates a taken branch, necessitating a pipeline flush. The second type arises from incorrect predictions, demanding a correction in the pipeline state. As I strive to illustrate this process in a single-cycle diagram, deciding which pipeline stages to flush under different conditions has proven to be a daunting task. Adding to the complexity is the consideration of consecutive branches, where the flow of instructions through the

CA Lab3 report 2

pipeline becomes intricate. Balancing the program counter and prediction outcomes becomes crucial in ensuring a seamless and correct execution of instructions.

Development Environment:

macOS & iverilog

CA Lab3 report 3