Abstract

Spatial Transformer Network(STN)[1] is a recently developed Convolutional Neural Network (CNN), which integrate image preprocessing into CNN. It successfully improved the classification accuracy. However, the transformation and sampling in the STN significantly reduce the computation speed, which makes it unscalable to fit the real world data. In the project, we focus on transformation and sampling, and parallelize the computation in order to speed up the forward propagation in CNN. The numerical result shows that our parallelized code is much faster than sequential one.

1. Problem Description

STN[1] has gained prominence in recent years because of its computation power to improve the classification accuracy. STN applies two preprocessing techniques before feeding the image into CNN, which are transformation and sampling. Transformation takes as input an image and using some techniques such as affine, projection or thin plate spline to transform every pixel coordinate in order to extract the interest region for the following feature extraction task. Since the transformed coordinates are not limited to the integer, STN utilizes bilinear sampling assign the pixel values to the transformed coordinates. Since these two steps involve calculating each pixel in the image, the computation speed would benefit if we can parallelize them. In this project, we are going to try different parallelization to make the computation faster than its sequential counterpart. Since different transformation and sampling would require different optimization scheme, we focus on affine transformation and bilinear sampling. In particular, because affine transformation involves rotation, scaling, shearing, we assume that the affine transformation is actually scaling the image when we do sampling, and our goal is to apply different methods to improve computation speed.

2. Description

In this section, we are going to specify the problem this project is going to address, the math that underlies the problem and the optimization techniques we design to cope with the problem

2.1 Problem Statement and Challenge

2.2 Designs to Optimize Affine Transformation

A spatial transformation of an image is a geometric transformation of the image coordinate system. In this section, affine transformation is applied to images, creating the mapping between pixel coordinate system of the target image and that of the source image. Since the affine transformation of an image can be represented as the matrix-matrix multiplication, the parallelization of affine transformation can reduce to the parallelization of matrix multiplication. Therefore, the core of optimizing affine transformation is to optimizing matrix multiplication.

2.2.1 Description of Optimization for Affine Transformation

In the affine transformation, the pointwise transformation is

(1)

where are the target coordinates of a pixel in the output feature map, are the source coordinates in the input feature map, and is the affine transformation matrix. And the affine transformation is a composition of translation, scaling, shearing and rotation where scaling is affected by and , translation is affected by and , and shearing and rotation are affected by the combination of thetas.

Then, for an image with multiple pixels, the affine transformation can be considered as the matrix-matrix multiplication, with the target coordinates of multiple pixels forming the input matrix in some way.

We can assume that the shape of the image is (M, N). Then, the image transformation can be written as

(2)

Or

(3)

where , ,

To accelerate the affine transformation, we just need to focus on accelerating the matrix multiplication by parallelization and explore the optimization of parallel computing.

2.2.2 Software Design of Optimized Affine Transformation

We used three parallel matrix multiplication algorithms and compared the time taken by them.

**Naïve Matrix Multiplication algorithm**

The kernel of parallel naïve matrix multiplication algorithm is similar to the sequential code. It just directly describes the process that one element of the product is generated by the inner product of a row of the first input matrix and a column with the second input matrix.

**Pseudocode(Pyopencl):**

int i, j, k

i=get\_global\_id(0)

j=get\_global\_id(1)

for ( k=0; k<N; k++){

C(i, j)=sum (over k) A(i, k) \* B(k, j)

}

**Tiled Matrix Multiplication algorithm**

The tiled matrix multiplication algorithm breaks up the execution of the kernel into phases so that the data accesses in each phases are focused on one tile of the first matrix and one tile of the second matrix. In this Pycuda case, the tiles of input matrices are loaded into shared memory to make the main computation running in the shared memory. And the accesses within each warp is coalesced into a DRAM burst.

**Pseudocode(Pyopencl):**

\_\_local float ds\_A[TILE\_WIDTH][TILE\_WIDTH]

\_\_local float ds\_B[TILE\_WIDTH][TILE\_WIDTH]

int bx=get\_group\_id(1); int by=get\_group\_id(0)

int tx=get\_local\_id(1); int ty=get\_local\_id(0)

int Row=get\_global\_id(1)

int Col=get\_global\_id(0)

float Cvalue=0

for ( int t=0; t<(n-1)/TILE\_WIDTH +1; t++)

if (Row <m && t\*TILE\_WIDTH+tx <n)

ds\_A[ty][tx]=A[Row\*n+t\*TILE\_WIDTH+tx]

else ds\_A[ty][tx]=0

if (t\*TILE\_WIDTH+ty<n && Col<k)

ds\_B[ty][tx]=B[(t\*TILE\_WIDTH+ty)\*k+Col]

else ds\_B[ty][tx]=0

barrier(CLK\_LOCAL\_MEM\_FENCE)

for (int i=0; i< TILE\_WIDTH; i++)

Cvalue+=ds\_A[ty][i]\*ds\_B[i][tx]

barrier(CLK\_LOCAL\_MEM\_FENCE)

If (Row<m && Col<k)

C[Row\*k+Col]=Cvalue

We also tried to implement tiled matrix multiplication on the input matrix with different shapes according to formula (2) and (3) to see if there is any difference.

**Scalable Universal Matrix Multiplication Algorithm (SUMMA)**

In SUMMA, formula (3) is used to make multiplication. The first input matrix A, the second input matrix B and their matrix product C are all divided into M\*N tiles. That is, the grid dimension of A, B and C are the same, which is the shape of the image. And the block dimension is set as 2\*1 because the result matrix consists of the source coordinates , which is a 2\*1 vector. Then as the figure 1 shows, we still break up the execution of the kernel into phases so that the data accesses in each phases are focused on one tile of the first matrix and one tile of the second matrix. However, at this time, we do not need to put any tile into the shared memory.




Fig.1 SUMMA diagram

**Pseudocode:**

int y=get\_global\_id(0);

int x=get\_global\_id(1);

float temp=0.0f;

int ty=get\_local\_id(0); int tx=get\_local\_id(1);

for (int k=0;k<%(L)d;k+=3)

float Asub[2][3];

for (int i=0;i<2;i++)

for (int j=0;j<3;j++)

Asub[i][j]=A[(get\_group\_id(0)\*2+i)\*%(L)d+k+j];

float Bsub[3][1];

for (int i=0;i<3;i++)

for (int j=0;j<1;j++)

Bsub[i][j]=B[(k+i)\*%(N)d+get\_group\_id(1)\*1+j];

barrier(CLK\_LOCAL\_MEM\_FENCE);

for (int m = 0; m < 3; m++)

temp+= Asub[ty][m]\*Bsub[m][tx];

C[y\*%(N)d+x]=temp;

The time taken by above-mentioned algorithms is shown in figure 2 and figure 3.





Fig. 2 Time taken by different kernels (pyopencl)

According to Fig. 2, we can compare the performance of the above-mentioned optimization methods. First, compared with the naïve algorithm, other algorithms all effectively optimized the matrix multiplication since they utilize the coalesced access or local memory or the better block size. Then, for tiled matrix multiplication, when the block size is set as (3,3), the speed is relatively slower than that of other optimization methods. As for other optimized kernels, their running time is really similar to each other and keeps stable when the image size increases.

Fig. 3 Time taken by different kernels (pycuda)


The comparison of each optimization methods in pycuda presents the similar result to that in pyopencl. And in total, we see that kernels in pyopencl have better performance than that in pycuda.

2.3 Designs to Optimize Bilinear Sampling

Bilinear Sampling use the neighborhood of the transformed pixel location to assign value to the transformed image. Since there are several different affine transformations such as rotation, scaling, shearing and translation, and each of them requires different optimization, we focus on optimizing scaling in this project because there are some properties that makes scaling easy to be optimized.

2.3.1 Description of Optimization for Bilinear Sampling

In this section, we describe three different methods to parallelize bilinear sampling, which are naïve, optimized1 and optimized2. Bilinear sampling equation is defined as



Where ( is the transformed coordinate, is the value of the original image at location (n, m) and , is the pixel value or image V at location i.

From the formula we can know bilinear sampling just sample data from the neighborhood of the transformed coordinate, so instead of writing the formula above, we can rewrite it as

## =

(eq1)

We actually only need four terms and sum up to get the value of the pixel. The basic idea of parallelism of bilinear sampling is therefore to assign one thread to on pixel. However, if we can first cache four boundary values into local or private memory, we can reduce the communication time between thread and global memory. The question is, since each pixel might have different boundary values, which values should be cached at first? In this project, our optimization is focused on scaling, because its property ensures that the points that lie on the same line will also be collinear after scaling transformation. So we can cache a column to the local/private memory and each thread sample all the values of that column. In the next section, we show one naïve parallelization and two optimized versions

2.3.2 Software Design of Optimized Affine Transformation

In this section, we demonstrate the ideas three parallelization methods and their pseudo code, respectively.

**First Parallelization: One Thread One Pixel**

This is the naïve version of parallelization where each threads sample one pixel. The global memory access is N, four reads and one write. N is the total number of pixels

**Pseudo code**

Input: img(original image, 2D array), x and y(transformed coordinates, 2D array), N(number of pixels)

Output: transformed image (2D array)

\_\_kernel void BasicBilinearSampling(\_\_global float \*original\_img, \_\_global float \*imgloc, \_\_global float \*trans\_img, const unsigned int img\_w) {

unsigned int idx = get\_global\_id(0);

int m[2];

int n[2];

float x\_loc = imgloc[idx\*2];

int x = x\_loc;

float y\_loc = imgloc[idx\*2+1];

int y = y\_loc;

m[0] = x;

m[1] = x\_loc - x != 0 ? (x + 1):x;

n[0] = y;

n[1] = y\_loc - y != 0 ? (y + 1):y;

float c = 0;

float x\_flag = 1.0;

float y\_flag;

int x\_end = m[0] == m[1] ? 1:2;

int y\_end = n[0] == n[1] ? 1:2;

for (int i = 0; i < x\_end; i++) {

y\_flag = 1.0;

for (int j = 0; j < y\_end; j++) {

float tmp1 = original\_img[n[j]\*img\_w + m[i]];

c += original\_img[n[j] \* img\_w + m[i]] \* (1 - x\_flag \* (x\_loc - m[i])) \* (1 - y\_flag \* (y\_loc - n[j]));

y\_flag = -1.0;

}

x\_flag = -1.0;

}

trans\_img[idx] = c;

}

**First Parallelization: Assign a thread to a column**

Because of the property of scaling, we know that points that are on the same line are collinear after scaling. Therefore, we can first cache x boundaries of a column to the private memory so that we can reduce data transfer time from global memory. The total global memory access is therefore reducing to 2cols + 3N, where we have 2cols for x boundaries reads, 2N for y boundaries reads, and one write.

**Pseudo code**

Input: img(original image, 2D array), x and y(transformed coordinates, 2D array), N(number of pixels)

Output: transformed image (2D array)

\_\_kernel void scalingBilinearSampling(

\_\_global float \*img,

\_\_global float \*img\_loc,

\_\_global float \*trans\_img

) {

unsigned int idx = get\_global\_id(0);

float U[FETCH\_HEIGHT][2];

float x\_loc = img\_loc[2\*idx];

float y\_loc;

float xu\_diff;

float xl\_diff;

float yl\_diff;

float yu\_diff;

int k;

int x\_lbound = (int)x\_loc;

int x\_ubound = (int)x\_loc + 1;

int y\_lbound;

xl\_diff = 1 - (x\_loc - x\_lbound);

xu\_diff = 1 - xl\_diff;

for (k = 0; k < FETCH\_HEIGHT; k++) {

U[k][0] = img[FETCH\_WIDTH \* k + x\_lbound];

U[k][1] = img[FETCH\_WIDTH \* k + x\_ubound];

}

for (k = 0; k < IMG\_HEIGHT; k++) {

y\_loc = img\_loc[2\*(idx+k\*IMG\_WIDTH)+1];

y\_lbound = (int)y\_loc;

yl\_diff = 1 - (y\_loc - y\_lbound);

yu\_diff = 1 - yl\_diff;

trans\_img[k\*IMG\_WIDTH+idx] = (U[y\_lbound][0] \* xl\_diff + U[y\_lbound][1] \* xu\_diff) \* yl\_diff + (U[y\_lbound+1][0] \* xl\_diff + U[y\_lbound+1][1] \* xu\_diff) \* yu\_diff;

}

}

**Third Parallelization: Assign a thread to a column**

In the second method, we assign a thread to a column because we know that all values in one column have the same x boundaries. Now we extend this idea that some column would have the same x boundaries and y boundaries. The logic is that when we scale down the image, there are some columns where the x locations have the same floor(x) and ceil(x). Therefore, we can separate an images into cols (number of columns) blocks, then threads in the block read all boundaries into local memory ( One thread might read more than one boundary value). Finally, each thread sample all the values of the column (Again, one thread might sample more than one column, which is different from the second method). The following figure shows the idea of the method. The red spots are the transformed coordinates. We can see that they all have the same x boundaries and two of them have the same y boundaries. The difference between 2nd and 3rd is that we assign a thread to a column and cache the boundaries to the private memory while we assign a thread to several columns and cache all boundaries to local memory.

Fig2 The idea of the Third Optimization for Scaling

**Pseudo code**

Input: img(original image, 2D array), x and y(transformed coordinates, 2D array), N(number of pixels)

Output: transformed image (2D array)

\_\_kernel void scalingBilinearSampling(

\_\_global float \*img,

\_\_global float \*img\_loc,

\_\_global float \*trans\_img,

\_\_global int\* bins

) {

unsigned int ldx = get\_local\_id(0);

unsigned int tile\_size = get\_local\_size(0);

unsigned int gid = get\_group\_id(0);

\_\_local float U[FETCH\_HEIGHT][2];

float y\_loc;

float xu\_diff;

float xl\_diff;

float yl\_diff;

float yu\_diff;

int k;

int x\_lbound = gid;

int x\_ubound = x\_lbound + 1;

int y\_lbound;

int gdx;

int tmp = ldx;

while (tmp < FETCH\_HEIGHT) {

U[tmp][0] = img[FETCH\_WIDTH \* tmp + x\_lbound];

U[tmp][1] = img[FETCH\_WIDTH \* tmp + x\_ubound];

tmp += tile\_size;

}

barrier(CLK\_LOCAL\_MEM\_FENCE);

tmp = ldx;

float x\_loc;

int basics = 0;

for (unsigned int i = 0; i < gid;i++) {

basics = basics + bins[i];

}

while (tmp < bins[gid]) {

gdx = tmp + basics;

x\_loc = img\_loc[2\*gdx];

xl\_diff = 1 - (x\_loc - x\_lbound);

xu\_diff = 1 - xl\_diff;

for (k = 0; k < IMG\_HEIGHT; k++) {

y\_loc = img\_loc[2\*(gdx+k\*IMG\_WIDTH)+1];

y\_lbound = (int)y\_loc;

yl\_diff = 1 - (y\_loc - y\_lbound);

yu\_diff = 1 - yl\_diff;

trans\_img[k\*IMG\_WIDTH+gdx] = (U[y\_lbound][0] \* xl\_diff + U[y\_lbound][1] \* xu\_diff) \* yl\_diff + (U[y\_lbound+1][0] \* xl\_diff + U[y\_lbound+1][1] \* xu\_diff) \* yu\_diff;

}

tmp += tile\_size;

}

}

3. Numerical Example

In this Section, we use numerical examples to demonstrate the time comparison between different optimization techniques for affine transformation and bilinear sample.

3.1 Affine Transformation

For affine transformation optimization, we separately implement naïve matrix multiplication, tiled algorithm and scalable universal matrix multiplication algorithm(SUMMA), with changing the block size and the shape of the image coordinate matrix, to observe the speed. The time taken by all above-mentioned algorithms is shown in figure 2 and figure 3.




Fig. 2 Time taken by different kernels (pyopencl)

According to Fig. 2, we can compare the performance of the above-mentioned optimization methods. First, compared with the naïve algorithm, other algorithms all effectively optimized the matrix multiplication since they utilize the coalesced access or local memory or the better block size. Then, for tiled matrix multiplication, when the block size is set as (3,3), the speed is relatively slower than that of other optimization methods. As for other optimized kernels, their running time is really similar to each other and keeps stable when the image size increases. When the image size is 1024\*1024, the speedup of tiled matrix multiplication with block size (3,3) to the naive algorithm is about 1.64, while the speedup of other methods to the naive algorithm is about 2.57.





Fig. 3 Time taken by different kernels (pycuda)

The comparison of each optimization methods in pycuda presents the similar result to that in pyopencl. However, when the image size is 1024\*1024, the speedup of tiled matrix multiplication with block size (3,3) to the naive algorithm is about 1.95, while the speedup of other methods to the naive algorithm is about 2.62.

And in total, we see that kernels in pyopencl generally have better performance than that in pycuda.

3.2 Bilinear Sampling

For bilinear sampling we assume that the scaling and translation are applied to the image. Two different size image with 1024x1024 and 8054x8054 are used to understand how different image size and threads affect the performance. Scaling ratio is 0.3 and the translation coefficient is 200. The original images and the transformed images are shown below:






Fig. 4 Original Image and the Image after Transformation and Sampling

The time comparison of different optimization methods and different Implementations (pyopencl and pycuda) for first image (1024x1024) is shown in Fig. 5. It shows that Naïve version is worse than Optimized1 and Optimized2. However, Optimized 1 is better than Optimized 2, which is different from what we expected. Our analysis is that there are some threads idling during the sampling and therefore degrades the performance. Cuda implementation is always unexpectedly slow. We haven’t any idea why this happens, and we think this is due to the internal hardware implementation.




Fig. 5 Time Comparison of Different Techniques and Implementations for Image Size 1024x1024

Fig. 6 shows the time comparison for image size 8054x8054. The result is different from the first case where the Optimized 2 implemented in opencl is the fastest. We think this is due to the number of columns between boundaries becomes large so that less threads idle during sampling. Optimized 1 becomes the slowest in this case, which we think, is because that the image size is too huge to fit in private memory so that the threads has to communicate with global memory, which degrade the computation speed.




Fig. 5 Time Comparison of Different Techniques and Implementations for Image Size 8054x8054

To summary, in this section we demonstrate different parallelization for affine transformation and bilinear sampling with scaling and translation. The time comparison of these methods are shown to understand the effect of different factors on the performance.

4. Future Works

Firstly, our future works will focus on the further optimization on affine transformation and bilinear sampling. Even though we improve the performance to some extent, the kernel may be sped up more by tuning the block sizes or shapes and applying other optimization approaches. In addition, we will implement other image transformation methods, such as projection, thin plate spline,etc. to observe the performance. Also the image transformation would be done with experimenting with translation, rotation, shearing and scaling. Furthermore, we will explore different algorithms for image sampling and interpolation and add some filters, both producing better target images and guaranteeing the running performance.

5. Acknowledgement

This project is supported by Hybrid Computing for Signal and DATA Processing, Zoran Kostic, Columbia University

6. References

[1] Mechler, Günther F., and Ramsis S. Girgis. "Calculation of spatial loss distribution in stacked power and distribution transformer cores." *IEEE Transactions on Power Delivery* 13.2 (1998): 532-537.